Home
last modified time | relevance | path

Searched refs:tim1 (Results 1 – 3 of 3) sorted by relevance

/bsp/k230/drivers/interdrv/sysctl/sysctl_reset/
A Dsysctl_rst.c298 if((tim1 > 0xF) || (tim2 > 0xF)) in sysctl_set_reset_time()
312 if((tim1 > 0xF) || (tim2 > 0xF)) in sysctl_set_reset_time()
326 if((tim1 > 0xF) || (tim2 > 0xF)) in sysctl_set_reset_time()
340 if((tim1 > 0xF) || (tim2 > 0xF)) in sysctl_set_reset_time()
354 if((tim1 > 0xF) || (tim2 > 0xF)) in sysctl_set_reset_time()
368 if((tim1 > 0xF) || (tim2 > 0xF)) in sysctl_set_reset_time()
410 if((tim1 > 0xF) || (tim2 > 0xF)) in sysctl_set_reset_time()
424 if((tim1 > 0xF) || (tim2 > 0xF)) in sysctl_set_reset_time()
466 if((tim1 > 0x7) || (tim2 > 0x7)) in sysctl_set_reset_time()
480 if((tim1 > 0x7) || (tim2 > 0x7)) in sysctl_set_reset_time()
[all …]
A Dsysctl_rst.h197 bool sysctl_set_reset_time(sysctl_reset_time_e reset, uint32_t tim0, uint32_t tim1, uint32_t tim2);
/bsp/qemu-vexpress-a9/drivers/
A Ddrv_clcd.c37 uint32_t volatile tim1; //4 member
163 plio->tim1 = 0x080B6000 | (CLCD_HEIGHT - 1); in drv_clcd_hw_init()

Completed in 11 milliseconds