Home
last modified time | relevance | path

Searched refs:GIC_DIST_IGROUP (Results 1 – 10 of 10) sorted by relevance

/libcpu/arm/realview-a8-vmm/
A Dgic.c37 #define GIC_DIST_IGROUP(hw_base, n) __REG32((hw_base) + 0x080 + ((n)/32) * 4) macro
243 GIC_DIST_IGROUP(dist_base, i) = 0xffffffff; in arm_gic_dist_init()
279 GIC_DIST_IGROUP(_gic_table[index].dist_hw_base, in arm_gic_set_group()
284 GIC_DIST_IGROUP(_gic_table[index].dist_hw_base, in arm_gic_set_group()
/libcpu/arm/cortex-a/
A Dgic.c46 #define GIC_DIST_IGROUP(hw_base, n) __REG32((hw_base) + 0x080U + ((n)/32U) * 4U) macro
352 igroupr = GIC_DIST_IGROUP(_gic_table[index].dist_hw_base, irq); in arm_gic_set_group()
357 GIC_DIST_IGROUP(_gic_table[index].dist_hw_base, irq) = igroupr; in arm_gic_set_group()
367 return (GIC_DIST_IGROUP(_gic_table[index].dist_hw_base, irq) >> (irq % 32U)) & 0x1UL; in arm_gic_get_group()
419 GIC_DIST_IGROUP(dist_base, i) = 0xffffffff; in arm_gic_dist_init()
422 GIC_DIST_IGROUP(dist_base, i) = 0U; in arm_gic_dist_init()
A Dgicv3.c440 igroupr = GIC_DIST_IGROUP(_gic_table[index].dist_hw_base, irq); in arm_gic_set_group()
445 GIC_DIST_IGROUP(_gic_table[index].dist_hw_base, irq) = igroupr; in arm_gic_set_group()
455 return (GIC_DIST_IGROUP(_gic_table[index].dist_hw_base, irq) >> (irq % 32U)) & 0x1UL; in arm_gic_get_group()
546 GIC_DIST_IGROUP(dist_base, i) = 0xffffffffU; in arm_gic_dist_init()
A Dgicv3.h90 #define GIC_DIST_IGROUP(hw_base, n) __REG32((hw_base) + 0x080U + ((n)/32U) * 4U) macro
/libcpu/aarch64/common/
A Dgic.c48 #define GIC_DIST_IGROUP(hw_base, n) __REG32((hw_base) + 0x080U + ((n)/32U) * 4U) macro
355 igroupr = GIC_DIST_IGROUP(_gic_table[index].dist_hw_base, irq); in arm_gic_set_group()
360 GIC_DIST_IGROUP(_gic_table[index].dist_hw_base, irq) = igroupr; in arm_gic_set_group()
370 return (GIC_DIST_IGROUP(_gic_table[index].dist_hw_base, irq) >> (irq % 32U)) & 0x1UL; in arm_gic_get_group()
440 GIC_DIST_IGROUP(dist_base, i) = 0U; in arm_gic_dist_init()
A Dgicv3.c540 igroupr = GIC_DIST_IGROUP(_gic_table[index].dist_hw_base, irq); in arm_gic_set_group()
545 GIC_DIST_IGROUP(_gic_table[index].dist_hw_base, irq) = igroupr; in arm_gic_set_group()
555 return (GIC_DIST_IGROUP(_gic_table[index].dist_hw_base, irq) >> (irq % 32)) & 0x1UL; in arm_gic_get_group()
666 GIC_DIST_IGROUP(dist_base, i) = 0xffffffff; in arm_gic_dist_init()
/libcpu/arm/cortex-r52/
A Dgicv3.c406 igroupr = GIC_DIST_IGROUP(_gic_table[index].dist_hw_base, irq); in arm_gic_set_group()
411 GIC_DIST_IGROUP(_gic_table[index].dist_hw_base, irq) = igroupr; in arm_gic_set_group()
421 return (GIC_DIST_IGROUP(_gic_table[index].dist_hw_base, irq) >> (irq % 32U)) & 0x1UL; in arm_gic_get_group()
512 GIC_DIST_IGROUP(dist_base, i) = 0xffffffffU; in arm_gic_dist_init()
A Dgicv3.h90 #define GIC_DIST_IGROUP(hw_base, n) __REG32((hw_base) + 0x080U + ((n)/32U) * 4U) macro
/libcpu/arm/zynqmp-r5/
A Dgic.c38 #define GIC_DIST_IGROUP(hw_base, n) __REG32((hw_base) + 0x080 + ((n)/32) * 4) macro
/libcpu/aarch64/common/include/
A Dgicv3.h89 #define GIC_DIST_IGROUP(hw_base, n) HWREG32((hw_base) + 0x080U + ((n) / 32U) * 4U) macro

Completed in 16 milliseconds