Home
last modified time | relevance | path

Searched refs:mtcp (Results 1 – 4 of 4) sorted by relevance

/libcpu/arm/zynqmp-r5/
A Dcache.c104 mtcp(XREG_CP15_SYS_CONTROL, CtrlReg); in Xil_DCacheDisable()
114 mtcp(XREG_CP15_CACHE_SIZE_SEL, 0); in Xil_DCacheInvalidate()
117 mtcp(XREG_CP15_INVAL_DC_ALL, 0); in Xil_DCacheInvalidate()
129 mtcp(XREG_CP15_CACHE_SIZE_SEL, 0); in Xil_DCacheInvalidateLine()
194 mtcp(XREG_CP15_CACHE_SIZE_SEL, 0); in Xil_DCacheFlush()
249 mtcp(XREG_CP15_CACHE_SIZE_SEL, 0); in Xil_DCacheFlushLine()
295 mtcp(XREG_CP15_CACHE_SIZE_SEL, 0); in Xil_DCacheStoreLine()
334 mtcp(XREG_CP15_INVAL_IC_POU, 0); in Xil_ICacheDisable()
355 mtcp(XREG_CP15_CACHE_SIZE_SEL, 1); in Xil_ICacheInvalidate()
358 mtcp(XREG_CP15_INVAL_IC_POU, 0); in Xil_ICacheInvalidate()
[all …]
A Dxil_mpu.c171 mtcp(XREG_CP15_MPU_MEMORY_REG_NUMBER,NextAvailableMemRegion); in Xil_SetMPURegion()
235 mtcp(XREG_CP15_SYS_CONTROL, Reg); in Xil_EnableMPU()
281 mtcp(XREG_CP15_INVAL_BRANCH_ARRAY, 0); in Xil_DisableMPU()
289 mtcp(XREG_CP15_SYS_CONTROL, Reg); in Xil_DisableMPU()
442 mtcp(XREG_CP15_MPU_MEMORY_REG_NUMBER,reg_num); in Xil_DisableMPURegionByRegNum()
450 mtcp(XREG_CP15_MPU_REG_SIZE_EN,Temp); in Xil_DisableMPURegionByRegNum()
494 mtcp(XREG_CP15_MPU_MEMORY_REG_NUMBER,reg_num); in Xil_SetMPURegionByRegNum()
510 mtcp(XREG_CP15_MPU_REG_BASEADDR, Localaddr); in Xil_SetMPURegionByRegNum()
511 mtcp(XREG_CP15_MPU_REG_ACCESS_CTRL, attrib); in Xil_SetMPURegionByRegNum()
512 mtcp(XREG_CP15_MPU_REG_SIZE_EN, Regionsize); in Xil_SetMPURegionByRegNum()
[all …]
A Dmpu.c246 mtcp(XREG_CP15_MPU_MEMORY_REG_NUMBER,reg_num); in Xil_SetAttribute()
248 mtcp(XREG_CP15_MPU_REG_BASEADDR,addr); /* Set base address of a region */ in Xil_SetAttribute()
249 mtcp(XREG_CP15_MPU_REG_ACCESS_CTRL,attrib); /* Set the control attribute */ in Xil_SetAttribute()
250 mtcp(XREG_CP15_MPU_REG_SIZE_EN,Local_reg_size); /* set the region size and enable it*/ in Xil_SetAttribute()
271 mtcp(XREG_CP15_MPU_MEMORY_REG_NUMBER,Index); in Xil_DisableMPURegions()
279 mtcp(XREG_CP15_MPU_REG_SIZE_EN,Temp); in Xil_DisableMPURegions()
A Dxpseudo_asm_gcc.h223 #define mtcp(reg,val) __asm__ __volatile__("msr " #reg ",%0" : : "r" (val)) macro
227 #define mtcp(rn, v) __asm__ __volatile__(\

Completed in 9 milliseconds