Home
last modified time | relevance | path

Searched refs:out (Results 1 – 10 of 10) sorted by relevance

/libcpu/arm/sep4020/
A Dcpu.c152 * reset cpu by dog's time-out in cp15_rd()
/libcpu/aarch64/cortex-a/
A Dentry_point.S48 .macro get_pvoff, tmp, out
50 get_phy \out, .boot_cpu_stack_top
51 sub \out, \out, \tmp
/libcpu/arm/cortex-r52/
A Dstart_iar.S258 ;@ Disable out-of-order single-precision floating point
278 ;@ Disable out-of-order completion for divide instructions in
286 orr r0, r0, #0x80 ;@ Set BIT 7 (Disable out-of-order completion
A Dstart_gcc.S424 @ Disable out-of-order single-precision floating point
444 @ Disable out-of-order completion for divide instructions in
452 orr r0, r0, #0x80 @ Set BIT 7 (Disable out-of-order completion
A Dcp15_gcc.S64 add r2, r10, r10, lsr #1 @ work out 3x current cache level
/libcpu/aarch64/common/include/
A Dgicv3.h28 #define GET_GICV3_REG(reg, out) __asm__ volatile ("mrs %0, " reg:"=r"(out)::"memory"); argument
/libcpu/arm/cortex-a/
A Dstart_gcc.S37 .macro get_pvoff, tmp, out
39 adr \out, _reset
40 sub \out, \out, \tmp
/libcpu/arm/cortex-r4/
A Dstart_ccs.asm443 ; Disable out-of-order single-precision floating point
466 ; Disable out-of-order completion for divide instructions in
476 orr r0, r0, #0x80 ; Set BIT 7 (Disable out-of-order completion
A Dstart_gcc.S426 @ Disable out-of-order single-precision floating point
446 @ Disable out-of-order completion for divide instructions in
454 orr r0, r0, #0x80 @ Set BIT 7 (Disable out-of-order completion
/libcpu/ti-dsp/c28x/
A Dcontext.s191 ; mask out non-critical interrupts and enable global interrupt

Completed in 11 milliseconds