Home
last modified time | relevance | path

Searched refs:r10 (Results 1 – 25 of 57) sorted by relevance

123

/libcpu/arm/cortex-r52/
A Dcp15_gcc.S62 mov r10, #0 @ start clean at cache level 0
64 add r2, r10, r10, lsr #1 @ work out 3x current cache level
90 add r10, r10, #2 @ increment cache number
91 cmp r3, r10
94 mov r10, #0 @ swith back to cache level 0
106 mov r10, #0
108 add r2, r10, r10, lsr #1
113 mcr p15, #2, r10, c0, c0, #0
126 orr r11, r10, r9, lsl r5
134 add r10, r10, #2
[all …]
A Dcpuport.h26 unsigned long r10; member
48 unsigned long r10; member
A Darmv8.h25 unsigned long r10; member
47 unsigned long r10; member
/libcpu/arm/realview-a8-vmm/
A Dcp15_gcc.S49 mov r10, #0
51 add r2, r10, r10, lsr #1
56 mcr p15, #2, r10, c0, c0, #0
69 orr r11, r10, r9, lsl r5
77 add r10, r10, #2
78 cmp r3, r10
A Darmv7.h25 unsigned long r10; member
47 unsigned long r10; member
/libcpu/arm/am335x/
A Dcp15_gcc.S54 mov r10, #0
56 add r2, r10, r10, lsr #1
61 mcr p15, #2, r10, c0, c0, #0
74 orr r11, r10, r9, lsl r5
82 add r10, r10, #2
83 cmp r3, r10
A Dcp15_iar.s57 MOV r10, #0
59 ADD r2, r10, r10, lsr #1
64 MCR p15, #2, r10, c0, c0, #0
79 ORR r11, r10, r9, lsl r5
87 ADD r10, r10, #2
88 CMP r3, r10
/libcpu/arm/cortex-a/
A Dcp15_gcc.S54 mov r10, #0
56 add r2, r10, r10, lsr #1
61 mcr p15, #2, r10, c0, c0, #0
74 orr r11, r10, r9, lsl r5
82 add r10, r10, #2
83 cmp r3, r10
A Dcpuport.h28 unsigned long r10; member
50 unsigned long r10; member
/libcpu/arc/em/
A Dcontex_gcc_mw.S244 PUSH r10
245 lr r10, [AUX_IRQ_ACT]
246 btst r10, 0
247 POP r10
324 lr r10, [AUX_IRQ_ACT]
325 PUSH r10
326 bclr r10, r10, r3 /* clear related bits in IRQ_ACT */
327 sr r10, [AUX_IRQ_ACT]
/libcpu/arm/armv6/
A Darmv6.h40 rt_uint32_t r10; member
59 rt_uint32_t r10; member
/libcpu/unicore32/sep6200/
A Dcontext_gcc.S51 stm.w (r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15), [sp-]
65 ldm.w (r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15), [sp]+
79 ldm.w (r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15), [sp]+
/libcpu/arm/cortex-m23/
A Dcpuport.h39 rt_uint32_t r10; member
/libcpu/arm/zynqmp-r5/
A Darmv7.h27 unsigned long r10; member
/libcpu/arm/cortex-r4/
A Darmv7.h29 unsigned long r10; member
A Dtrap.c34 rt_kprintf("r08:0x%08x r09:0x%08x r10:0x%08x\n", regs->r8, regs->r9, regs->r10); in rt_hw_show_register()
/libcpu/arm/arm926/
A Dtrap.c35 rt_uint32_t r10; member
63 regs->r8, regs->r9, regs->r10); in rt_hw_show_register()
/libcpu/nios/nios_ii/
A Dvector.S41 ldw r10, 44(sp)
/libcpu/arm/cortex-m4/
A Dcpuport.c64 rt_uint32_t r10; member
115 rt_uint32_t r10; member
400 rt_kprintf("r10: 0x%08x\n", context->r10); in rt_hw_hard_fault_exception()
/libcpu/arm/cortex-m85/
A Dcpuport.c63 rt_uint32_t r10; member
114 rt_uint32_t r10; member
397 rt_kprintf("r10: 0x%08x\n", context->r10); in rt_hw_hard_fault_exception()
/libcpu/arm/cortex-m7/
A Dcpuport.c66 rt_uint32_t r10; member
117 rt_uint32_t r10; member
424 rt_kprintf("r10: 0x%08x\n", context->r10); in rt_hw_hard_fault_exception()
/libcpu/arm/cortex-m3/
A Dcpuport.c40 rt_uint32_t r10; member
321 rt_kprintf("r10: 0x%08x\n", context->r10); in rt_hw_hard_fault_exception()
/libcpu/arm/lpc24xx/
A Dtrap.c33 rt_kprintf("r08:0x%08x r09:0x%08x r10:0x%08x\n", regs->r8, regs->r9, regs->r10); in rt_hw_show_register()
/libcpu/arm/s3c24x0/
A Dtrap.c40 rt_kprintf("r08:0x%08x r09:0x%08x r10:0x%08x\n", regs->r8, regs->r9, regs->r10); in rt_hw_show_register()
/libcpu/arm/cortex-m33/
A Dcpuport.c68 rt_uint32_t r10; member
119 rt_uint32_t r10; member
482 rt_kprintf("r10: 0x%08x\n", context->r10); in rt_hw_hard_fault_exception()

Completed in 33 milliseconds

123