Home
last modified time | relevance | path

Searched refs:r2 (Results 1 – 25 of 110) sorted by relevance

12345

/libcpu/arm/cortex-m33/
A Dcontext_gcc.S66 LDR r3, [r2]
70 STR r3, [r2]
73 STR r0, [r2]
77 STR r1, [r2]
92 MRS r2, PRIMASK
155 LDR r2, [r2] /* r2 = *r2 */
207 POP {r2}
208 MSR PRIMASK, r2
224 MRS r2, CONTROL /* read */
225 BIC r2, #0x04 /* modify */
[all …]
A Dcontext_iar.S67 LDR r3, [r2]
71 STR r3, [r2]
74 STR r0, [r2]
78 STR r1, [r2]
127 MOV r2, lr ; r2 = lr
156 LDR r2, [r2] ; r2 = *r2
177 STR r2, [r6] ; *r6 = r2
178 MOV r0, r2 ; r0 = r2
203 POP {r2}
220 BIC r2, r2, #0x04 ; modify
[all …]
A Dcontext_rvds.S69 LDR r3, [r2]
73 STR r3, [r2]
76 STR r0, [r2]
80 STR r1, [r2]
130 MOV r2, lr ; r2 = lr
157 LDR r2, [r2] ; r2 = *r2
177 STR r2, [r6] ; *r6 = r2
178 MOV r0, r2 ; r0 = r2
201 POP {r2}
202 MSR PRIMASK, r2
[all …]
/libcpu/c-sky/ck802/
A Dcontex_ck802_gcc.S50 lrw r2, rt_interrupt_to_thread
51 stw r0, (r2)
54 lrw r2, rt_interrupt_from_thread
56 stw r0, (r2)
69 lrw r2, rt_interrupt_from_thread /* set rt_interrupt_from_thread */
70 stw r0, (r2)
72 lrw r2, rt_interrupt_to_thread /* set rt_interrupt_to_thread */
73 stw r1, (r2)
89 stw r0, (r2)
91 lrw r2, rt_interrupt_to_thread /* set rt_interrupt_to_thread */
[all …]
/libcpu/nios/nios_ii/
A Dcontext_gcc.S48 stw r2, 4(sp)
52 movi r2, 1
95 wrctl estatus, r2
98 ldw r2, 4(sp)
134 stw r2, 4(sp)
137 rdctl r2, status
176 wrctl estatus, r2
180 ldw r2, 4(sp)
222 movi r2, 1
248 wrctl estatus, r2
[all …]
/libcpu/arm/lpc214x/
A Dcontext_gcc.S95 LDR r2, =rt_thread_switch_interrupt_flag
96 LDR r3, [r2] /* 载入中断中切换标致地址 */
101 STR r3, [r2] /* */
102 LDR r2, =rt_interrupt_from_thread /* set rt_interrupt_from_thread*/
103 STR r0, [r2] /* 保存切换出线程栈指针*/
105 LDR r2, =rt_interrupt_to_thread /* set rt_interrupt_to_thread*/
106 STR r1, [r2] /* 保存切换到线程栈指针*/
/libcpu/arm/cortex-m85/
A Dcontext_gcc.S63 LDR r2, =rt_thread_switch_interrupt_flag
64 LDR r3, [r2]
68 STR r3, [r2]
71 STR r0, [r2]
75 STR r1, [r2]
90 MRS r2, PRIMASK
162 MSR PRIMASK, r2
179 MRS r2, CONTROL /* read */
180 BIC r2, #0x04 /* modify */
181 MSR CONTROL, r2 /* write-back */
[all …]
/libcpu/arm/AT91SAM7S/
A Dcontext_gcc.S79 ldr r2, =rt_thread_switch_interrupt_flag
80 ldr r3, [r2]
84 str r3, [r2]
85 ldr r2, =rt_interrupt_from_thread /* set rt_interrupt_from_thread */
86 str r0, [r2]
88 ldr r2, =rt_interrupt_to_thread /* set rt_interrupt_to_thread */
89 str r1, [r2]
/libcpu/arm/common/
A Ddivsi3.S99 ands r2, r1, #0x80000000
100 eor ip, ip, r2
106 mov r2, #1
343 addhs r3, r3,r2, lsl #9
347 addhs r3, r3,r2, lsl #8
351 addhs r3, r3,r2, lsl #7
355 addhs r3, r3,r2, lsl #6
359 addhs r3, r3,r2, lsl #5
363 addhs r3, r3,r2, lsl #4
379 addhs r3, r3, r2
[all …]
/libcpu/arm/cortex-m4/
A Dcontext_gcc.S66 LDR r2, =rt_thread_switch_interrupt_flag
67 LDR r3, [r2]
71 STR r3, [r2]
74 STR r0, [r2]
78 STR r1, [r2]
93 MRS r2, PRIMASK
160 MSR PRIMASK, r2
177 MRS r2, CONTROL /* read */
178 BIC r2, #0x04 /* modify */
179 MSR CONTROL, r2 /* write-back */
[all …]
/libcpu/arm/cortex-m7/
A Dcontext_gcc.S65 LDR r2, =rt_thread_switch_interrupt_flag
66 LDR r3, [r2]
70 STR r3, [r2]
73 STR r0, [r2]
77 STR r1, [r2]
92 MRS r2, PRIMASK
166 MSR PRIMASK, r2
183 MRS r2, CONTROL /* read */
184 BIC r2, #0x04 /* modify */
185 MSR CONTROL, r2 /* write-back */
[all …]
A Dcontext_iar.S63 LDR r2, =rt_thread_switch_interrupt_flag
64 LDR r3, [r2]
68 STR r3, [r2]
71 STR r0, [r2]
75 STR r1, [r2]
89 MRS r2, PRIMASK
158 MSR PRIMASK, r2
174 MRS r2, CONTROL ; read
175 BIC r2, r2, #0x04 ; modify
192 LDR.W r2, [r0,#0x00] ; read
[all …]
A Dcontext_rvds.S65 LDR r2, =rt_thread_switch_interrupt_flag
66 LDR r3, [r2]
70 STR r3, [r2]
73 STR r0, [r2]
77 STR r1, [r2]
92 MRS r2, PRIMASK
155 MSR PRIMASK, r2
174 MRS r2, CONTROL ; read
175 BIC r2, #0x04 ; modify
192 LDR.W r2, [r0,#0x00] ; read
[all …]
/libcpu/unicore32/sep6200/
A Dcontext_gcc.S51 stm.w (r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15), [sp-]
65 ldm.w (r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15), [sp]+
79 ldm.w (r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15), [sp]+
90 ldw r2, =rt_thread_switch_interrupt_flag
91 ldw r3, [r2+]
95 stw r3, [r2+]
96 ldw r2, =rt_interrupt_from_thread
97 stw r0, [r2+]
99 ldw r2, =rt_interrupt_to_thread
100 stw r1, [r2+]
/libcpu/arc/em/
A Dcontex_gcc_mw.S78 mov r2, 1
96 mov r2, dispatch_r
97 push r2
139 pop r2
143 kflag r2
181 ld.as r2, [r1, r0]
184 jl [r2]
257 add r2, r3, 1
309 bclr r2, r1, r3
354 ld.as r2, [r1, r0]
[all …]
/libcpu/arm/AT91SAM7X/
A Dstart_gcc.S81 ldr r2, [r0, #0x68]
82 ands r2, r2, #1
91 ldr r2, [r0, #0x68]
92 ands r2, r2, #0x04
153 ldr r2, =_edata /* .data end in image */
168 ldr r2,=__bss_end /* bss end */
171 cmp r1,r2 /* check if data to clear */
182 ldr r2, [r0], #4
185 bx r2
243 sub r2, lr, #4 @ save old task's pc to r2
[all …]
A Dcontext_gcc.S84 ldr r2, =rt_thread_switch_interrupt_flag
85 ldr r3, [r2]
89 str r3, [r2]
90 ldr r2, =rt_interrupt_from_thread @ set rt_interrupt_from_thread
91 str r0, [r2]
93 ldr r2, =rt_interrupt_to_thread @ set rt_interrupt_to_thread
94 str r1, [r2]
/libcpu/arm/cortex-r4/
A Dstart_gcc.S59 mov r2, #0x0000
79 orr r2, r2, #0xF00000
82 fmrx r2, fpexc
83 orr r2, r2, #0x40000000
84 fmxr fpexc, r2
161 ldr r2, [r0], #4
164 bx r2
379 stmfd sp!, {r0-r2}
397 ldr r2, VIM_INT_CLR
400 ldr r2, CCMR4_ERR_CLR
[all …]
/libcpu/arm/cortex-r52/
A Dstart_gcc.S57 mov r2, #0x0000
77 orr r2, r2, #0xF00000
80 fmrx r2, fpexc
81 orr r2, r2, #0x40000000
82 fmxr fpexc, r2
159 ldr r2, [r0], #4
162 bx r2
377 stmfd sp!, {r0-r2}
395 ldr r2, VIM_INT_CLR
398 ldr r2, CCMR4_ERR_CLR
[all …]
/libcpu/arm/s3c44b0/
A Dcontext_gcc.S84 ldr r2, =rt_thread_switch_interrupt_flag
85 ldr r3, [r2]
89 str r3, [r2]
90 ldr r2, =rt_interrupt_from_thread @ set rt_interrupt_from_thread
91 str r0, [r2]
93 ldr r2, =rt_interrupt_to_thread @ set rt_interrupt_to_thread
94 str r1, [r2]
A Dcontext_rvds.S89 LDR r2, =rt_thread_switch_interrupt_flag
90 LDR r3, [r2]
94 STR r3, [r2]
95 LDR r2, =rt_interrupt_from_thread ; set rt_interrupt_from_thread
96 STR r0, [r2]
98 LDR r2, =rt_interrupt_to_thread ; set rt_interrupt_to_thread
99 STR r1, [r2]
/libcpu/arm/lpc24xx/
A Dcontext_gcc.S84 ldr r2, =rt_thread_switch_interrupt_flag
85 ldr r3, [r2]
89 str r3, [r2]
90 ldr r2, =rt_interrupt_from_thread @ set rt_interrupt_from_thread
91 str r0, [r2]
93 ldr r2, =rt_interrupt_to_thread @ set rt_interrupt_to_thread
94 str r1, [r2]
/libcpu/arm/s3c24x0/
A Dcontext_gcc.S84 ldr r2, =rt_thread_switch_interrupt_flag
85 ldr r3, [r2]
89 str r3, [r2]
90 ldr r2, =rt_interrupt_from_thread @ set rt_interrupt_from_thread
91 str r0, [r2]
93 ldr r2, =rt_interrupt_to_thread @ set rt_interrupt_to_thread
94 str r1, [r2]
/libcpu/arm/arm926/
A Dcontext_rvds.S77 ldr r2, =rt_thread_switch_interrupt_flag
78 ldr r3, [r2]
82 str r3, [r2]
83 ldr r2, =rt_interrupt_from_thread ; set rt_interrupt_from_thread
84 str r0, [r2]
86 ldr r2, =rt_interrupt_to_thread ; set rt_interrupt_to_thread
87 str r1, [r2]
/libcpu/arm/dm36x/
A Dcontext_rvds.S89 LDR r2, =rt_thread_switch_interrupt_flag
90 LDR r3, [r2]
94 STR r3, [r2]
95 LDR r2, =rt_interrupt_from_thread ; set rt_interrupt_from_thread
96 STR r0, [r2]
98 LDR r2, =rt_interrupt_to_thread ; set rt_interrupt_to_thread
99 STR r1, [r2]

Completed in 311 milliseconds

12345