Searched refs:s0 (Results 1 – 6 of 6) sorted by relevance
| /libcpu/risc-v/common64/ |
| A D | interrupt_gcc.S | 63 la s0, rt_thread_switch_interrupt_flag
64 lw s2, 0(s0)
66 sw zero, 0(s0)
|
| A D | context_gcc.S | 32 SAVE_REG s0, REG_IDX(S0)
64 LOAD_REG s0, REG_IDX(S0)
|
| A D | startup_gcc.S | 118 mv s0, zero
|
| /libcpu/risc-v/common/ |
| A D | interrupt_gcc.S | 304 move s0, sp
322 mv a2, s0
328 mv sp, s0
329 mv a0, s0
336 move sp, s0
340 lw s1, 0(s0)
342 sw zero, 0(s0)
344 la s0, rt_interrupt_from_thread
345 LOAD s1, 0(s0)
348 la s0, rt_interrupt_to_thread
[all …]
|
| /libcpu/mips/common/ |
| A D | mips.inc | 30 #define s0 $16 /* callee saved */
|
| A D | mips_regs.h | 41 #define s0 $16 /* callee saved */ macro
82 #define s0 $16 /* callee saved */ macro
|
Completed in 8 milliseconds