| /libcpu/risc-v/common/ |
| A D | atomic_riscv.c | 13 rt_atomic_t rt_hw_atomic_exchange(volatile rt_atomic_t *ptr, rt_atomic_t val) in rt_hw_atomic_exchange()
24 rt_atomic_t rt_hw_atomic_add(volatile rt_atomic_t *ptr, rt_atomic_t val) in rt_hw_atomic_add()
35 rt_atomic_t rt_hw_atomic_sub(volatile rt_atomic_t *ptr, rt_atomic_t val) in rt_hw_atomic_sub()
47 rt_atomic_t rt_hw_atomic_xor(volatile rt_atomic_t *ptr, rt_atomic_t val) in rt_hw_atomic_xor()
58 rt_atomic_t rt_hw_atomic_and(volatile rt_atomic_t *ptr, rt_atomic_t val) in rt_hw_atomic_and()
69 rt_atomic_t rt_hw_atomic_or(volatile rt_atomic_t *ptr, rt_atomic_t val) in rt_hw_atomic_or()
91 void rt_hw_atomic_store(volatile rt_atomic_t *ptr, rt_atomic_t val) in rt_hw_atomic_store()
|
| A D | riscv-ops.h | 20 #define write_csr(reg, val) ({ \ argument
|
| /libcpu/ppc/ppc405/ |
| A D | io.h | 24 static inline void out_8(volatile unsigned char __iomem *addr, int val) in out_8()
50 extern inline void out_le16(volatile unsigned short __iomem *addr, int val) in out_le16()
56 extern inline void out_be16(volatile unsigned short __iomem *addr, int val) in out_be16()
82 extern inline void out_le32(volatile unsigned __iomem *addr, int val) in out_le32()
88 extern inline void out_be32(volatile unsigned __iomem *addr, int val) in out_be32()
|
| A D | traps.c | 21 rt_inline void set_tsr(unsigned long val) in set_tsr()
28 rt_uint32_t val; in get_esr() local
133 unsigned long fixup, val; in MachineCheckException() local
|
| A D | serial.c | 283 volatile rt_uint8_t val; in rt_hw_serial_init() local
|
| /libcpu/risc-v/common64/ |
| A D | riscv_io.h | 19 static inline void __raw_writeb(rt_uint8_t val, volatile void *addr) in __raw_writeb()
24 static inline void __raw_writew(rt_uint16_t val, volatile void *addr) in __raw_writew()
29 static inline void __raw_writel(rt_uint32_t val, volatile void *addr) in __raw_writel()
35 static inline void __raw_writeq(rt_uint64_t val, volatile void *addr) in __raw_writeq()
43 rt_uint8_t val; in __raw_readb() local
51 rt_uint16_t val; in __raw_readw() local
59 rt_uint32_t val; in __raw_readl() local
68 rt_uint64_t val; in __raw_readq() local
|
| A D | io.h | 25 static inline void writel(uint32_t val, volatile void *addr) in writel()
33 uint32_t val; in readl() local
41 uint32_t val, volatile void *addr, unsigned offset) in write_reg()
|
| A D | sbi.c | 116 void sbi_set_timer(uint64_t val) in sbi_set_timer()
|
| A D | encoding.h | 207 #define write_csr(reg, val) ({ \ argument
213 #define swap_csr(reg, val) ({ unsigned long __tmp; \ argument
|
| /libcpu/arm/zynqmp-r5/ |
| A D | xpseudo_asm_gcc.h | 191 #define str(adr, val) __asm__ __volatile__(\ argument
196 #define strb(adr, val) __asm__ __volatile__(\ argument
211 #define mtcpdc(reg,val) __asm__ __volatile__("dc " #reg ",%0" : : "r" (val)) argument
212 #define mtcpic(reg,val) __asm__ __volatile__("ic " #reg ",%0" : : "r" (val)) argument
216 #define mtcpat(reg,val) __asm__ __volatile__("at " #reg ",%0" : : "r" (val)) argument
223 #define mtcp(reg,val) __asm__ __volatile__("msr " #reg ",%0" : : "r" (val)) argument
|
| /libcpu/arm/common/ |
| A D | atomic_arm.c | 87 void rt_hw_atomic_store(volatile rt_atomic_t *ptr, rt_atomic_t val) in rt_hw_atomic_store()
95 rt_atomic_t rt_hw_atomic_add(volatile rt_atomic_t *ptr, rt_atomic_t val) in rt_hw_atomic_add()
105 rt_atomic_t rt_hw_atomic_sub(volatile rt_atomic_t *ptr, rt_atomic_t val) in rt_hw_atomic_sub()
115 rt_atomic_t rt_hw_atomic_and(volatile rt_atomic_t *ptr, rt_atomic_t val) in rt_hw_atomic_and()
125 rt_atomic_t rt_hw_atomic_or(volatile rt_atomic_t *ptr, rt_atomic_t val) in rt_hw_atomic_or()
135 rt_atomic_t rt_hw_atomic_xor(volatile rt_atomic_t *ptr, rt_atomic_t val) in rt_hw_atomic_xor()
145 rt_atomic_t rt_hw_atomic_exchange(volatile rt_atomic_t *ptr, rt_atomic_t val) in rt_hw_atomic_exchange()
|
| /libcpu/mips/common/ |
| A D | mips_regs.h | 667 #define write_r10k_perf_cntr(counter,val) \ argument
679 #define write_r10k_perf_cntl(counter,val) \ argument
755 #define __write_ulong_c0_register(reg, sel, val) \ argument
796 #define __write_64bit_c0_split(source, sel, val) \ argument
825 #define write_c0_index(val) __write_32bit_c0_register($0, 0, val) argument
834 #define write_c0_conf(val) __write_32bit_c0_register($3, 0, val) argument
843 #define write_c0_wired(val) __write_32bit_c0_register($6, 0, val) argument
848 #define write_c0_cache(val) __write_32bit_c0_register($7, 0, val) argument
851 #define write_c0_count(val) __write_32bit_c0_register($9, 0, val) argument
863 #define write_c0_cause(val) __write_32bit_c0_register($13, 0, val) argument
[all …]
|
| /libcpu/aarch64/common/include/ |
| A D | cpuport.h | 48 #define rt_hw_sysreg_write(sysreg, val) \ argument
51 #define rt_hw_sysreg_read(sysreg, val) \ argument
|
| /libcpu/ppc/ppc405/include/asm/ |
| A D | ppc4xx.h | 43 #define static_cast(type, val) (type)(val) argument
45 #define static_cast(type, val) (val) argument
118 rt_uint32_t val; in get_mcsr() local
124 static inline void set_mcsr(rt_uint32_t val) in set_mcsr()
|
| /libcpu/mips/gs232/ |
| A D | mipscfg.c | 52 rt_uint16_t val; in mips32_cfg_init() local
|
| /libcpu/mips/gs264/ |
| A D | mipscfg.c | 54 rt_uint16_t val; in mips32_cfg_init() local
|
| A D | mips_mmu.h | 72 #define write_c0_diag(val) __write_32bit_c0_register($22, 0, val) argument
|
| /libcpu/aarch64/common/ |
| A D | atomic_aarch64.c | 28 void rt_hw_atomic_store(volatile rt_atomic_t *ptr, rt_atomic_t val) in rt_hw_atomic_store()
|
| A D | gicv3.c | 790 unsigned int val; in arm_gic_dump() local
|
| /libcpu/arm/s3c24x0/ |
| A D | system_clock.c | 38 rt_uint32_t val; in rt_hw_get_clock() local
|
| /libcpu/risc-v/virt64/ |
| A D | plic.c | 116 void plic_set_ie(rt_uint32_t word_index, rt_uint32_t val) in plic_set_ie()
|
| /libcpu/arm/sep4020/ |
| A D | clk.c | 73 rt_uint32_t val; in rt_hw_get_clock() local
|
| /libcpu/arm/cortex-r52/ |
| A D | trap.c | 101 uint32_t val; in rt_hw_trap_undef() local
|
| /libcpu/risc-v/rv64/ |
| A D | encoding.h | 190 #define write_csr(reg, val) ({ \ argument
196 #define swap_csr(reg, val) ({ unsigned long __tmp; \ argument
|