Searched refs:ANA_REG9_PLLLSEL_26M (Results 1 – 5 of 5) sorted by relevance
91 #define ANA_REG9_PLLLSEL_26M (0x0U << ANA_REG9_PLLLSEL_Pos) macro145 #define CLK_PLLL_26_2144MHz ANA_REG9_PLLLSEL_26M
478 case ANA_REG9_PLLLSEL_26M: in CLK_GetHCLKFreq()539 case ANA_REG9_PLLLSEL_26M: in CLK_GetPLLLFreq()
116 #define CLK_PLLL_26_2144MHz ANA_REG9_PLLLSEL_26M
493 case ANA_REG9_PLLLSEL_26M: in CLK_GetHCLKFreq()
1047 #define ANA_REG9_PLLLSEL_26M (0x0U << ANA_REG9_PLLLSEL_Pos) macro
Completed in 48 milliseconds