Home
last modified time | relevance | path

Searched refs:CoreDebug_DHCSR_S_SLEEP_Pos (Results 1 – 25 of 424) sorted by relevance

12345678910>>...17

/bsp/fujitsu/mb9x/mb9bf568r/CMSIS/Include/
A Dcore_cm3.h765 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
766 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…
A Dcore_cm4.h901 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
902 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…
/bsp/fujitsu/mb9x/mb9bf500r/CMSIS/
A Dcore_cm3.h668 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
669 #define CoreDebug_DHCSR_S_SLEEP_Msk (1ul << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…
/bsp/smartfusion2/CMSIS/
A Dcore_cm3.h647 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
648 #define CoreDebug_DHCSR_S_SLEEP_Msk (1ul << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…
/bsp/wch/arm/Libraries/CH32F10x_StdPeriph_Driver/CMSIS/
A Dcore_cm3.h641 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
642 #define CoreDebug_DHCSR_S_SLEEP_Msk (1ul << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…
/bsp/wch/arm/Libraries/CH32F20x_StdPeriph_Driver/CMSIS/
A Dcore_cm3.h641 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
642 #define CoreDebug_DHCSR_S_SLEEP_Msk (1ul << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…
/bsp/efm32/Libraries/CMSIS/Include/
A Dcore_cm3.h1138 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
1139 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…
/bsp/fujitsu/mb9x/mb9bf506r/libraries/CMSIS/Include/
A Dcore_cm3.h1138 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
1139 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…
/bsp/fujitsu/mb9x/mb9bf618s/CMSIS/Include/
A Dcore_cm3.h1153 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
1154 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…
A Dcore_sc300.h1124 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
1125 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…
/bsp/CME_M7/CMSIS/CMSIS/Include/
A Dcore_sc300.h1124 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
1125 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…
A Dcore_cm3.h1153 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
1154 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…
/bsp/samd21/sam_d2x_asflib/CMSIS/Include/
A Dcore_cm3.h1173 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
1174 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…
A Dcore_sc300.h1153 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
1154 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…
/bsp/maxim/libraries/MAX32660PeriphDriver/CMSIS/Core/Include/
A Dcore_cm3.h1153 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
1154 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…
/bsp/mm32l07x/Libraries/CMSIS/CORE/
A Dcore_cm3.h1153 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
1154 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…
A Dcore_sc300.h1124 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
1125 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…
/bsp/synwit/libraries/SWM320_CSL/CMSIS/CoreSupport/
A Dcore_cm3.h1173 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
1174 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…
/bsp/mm32l07x/Libraries/CMSIS/IAR_CORE/
A Dcore_cm3.h1173 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
1174 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…
A Dcore_sc300.h1153 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
1154 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…
/bsp/mm32l3xx/Libraries/CMSIS/IAR_CORE/
A Dcore_cm3.h1173 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
1174 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…
A Dcore_sc300.h1153 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
1154 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…
/bsp/mm32l3xx/Libraries/CMSIS/KEIL_CORE/
A Dcore_cm3.h1153 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
1154 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…
A Dcore_sc300.h1124 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
1125 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/CMSIS/Core/
A Dcore_cm3.h1153 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< Core… macro
1154 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< Core…

Completed in 158 milliseconds

12345678910>>...17