Home
last modified time | relevance | path

Searched refs:DMARDLR (Results 1 – 7 of 7) sorted by relevance

/bsp/ck802/libraries/common/spi/
A Ddw_spi.h150 __IOM uint8_t DMARDLR; /* Offset: 0x054 (R/W) DMA Receive Data Level */ member
A Ddw_spi.c253 addr->DMARDLR = spi_priv->recv_num - 1; in dw_spi_dma_receive()
365 addr->DMARDLR = (spi_priv->transfer_num - 1) % 16; /* set dma receive data level */ in dw_spi_dma_transfer()
/bsp/airm2m/air105/libraries/HAL_Driver/Src/
A Dcore_spi.c427 SPI->DMARDLR = 0; in SPI_MasterInit()
/bsp/tae32f5300/Libraries/TAE32F53xx_StdPeriph_Driver/inc/
A Dtae32f53xx_ll_i2c.h1723 MODIFY_REG((__I2C__)->DMARDLR, I2C_DMA_DMARDL_Msk, (((tl-1) & 0xfUL) << I2C_DMA_DMARDL_Pos))
/bsp/airm2m/air105/libraries/HAL_Driver/Inc/
A Dair105.h336 __IO uint32_t DMARDLR; member
/bsp/tae32f5300/Libraries/CMSIS/Device/Tai_action/TAE32F53xx/Include/
A Dtae32f53xx.h806 …__IO uint32_t DMARDLR; /*!<Address offset: 0x90: I2C Receive Data Level Register … member
/bsp/rockchip/common/rk_hal/lib/CMSIS/Device/RK2108/Include/
A Drk2108.h543 __IO uint32_t DMARDLR; /* Address Offset: 0x0044 */ member

Completed in 758 milliseconds