Home
last modified time | relevance | path

Searched refs:FSR (Results 1 – 12 of 12) sorted by relevance

/bsp/rv32m1_vega/rv32m1_sdk_riscv/devices/RV32M1/drivers/
A Dfsl_dac.h305 return base->FSR; in DAC_GetStatusFlags()
316 base->FSR = flags; in DAC_ClearStatusFlags()
A Dfsl_lpspi.h546 return ((base->FSR & LPSPI_FSR_TXCOUNT_MASK) >> LPSPI_FSR_TXCOUNT_SHIFT); in LPSPI_GetTxFifoCount()
556 return ((base->FSR & LPSPI_FSR_RXCOUNT_MASK) >> LPSPI_FSR_RXCOUNT_SHIFT); in LPSPI_GetRxFifoCount()
/bsp/ht32/libraries/HT32_STD_1xxxx_FWLib/library/HT32F1xxxx_Driver/src/
A Dht32f1xxxx_spi.c471 tmpreg = SPIx->FSR & FCR_FIFO_MASK; in SPI_GetFIFOStatus()
475 tmpreg = (SPIx->FSR & (FCR_FIFO_MASK << 4)) >> 4; in SPI_GetFIFOStatus()
A Dht32f1xxxx_usart.c709 return (u8)(USARTx->FSR & 0x1F); in USART_GetFIFOStatus()
713 return (u8)((USARTx->FSR & 0x1F00) >> 8); in USART_GetFIFOStatus()
/bsp/ht32/libraries/HT32_STD_5xxxx_FWLib/library/HT32F5xxxx_Driver/src/
A Dht32f5xxxx_spi.c510 tmpreg = SPIx->FSR & FCR_FIFO_MASK; in SPI_GetFIFOStatus()
514 tmpreg = (SPIx->FSR & (FCR_FIFO_MASK << 4)) >> 4; in SPI_GetFIFOStatus()
/bsp/airm2m/air105/libraries/HAL_Driver/Src/
A Dcore_spi.c186 TxLen = (HSPIM_FIFO_TX_NUM - (SPI->FSR & 0x0000003f)); in HSPI_IrqHandle()
676 while ((HSPI->FSR & 0x7f) > 16) in prvSPI_BlockTransfer()
683 while ((HSPI->FSR & 0x7f)) in prvSPI_BlockTransfer()
/bsp/ht32/libraries/HT32_STD_1xxxx_FWLib/library/Device/Holtek/HT32F1xxxx/Include/
A Dht32f1xxxx_01.h413 …__IO uint32_t FSR; /*!< 0x034 FIFO Status Register … member
446 …__IO uint32_t FSR; /*!< 0x01C FIFO Status Register … member
/bsp/airm2m/air105/libraries/HAL_Driver/Inc/
A Dair105.h395 __IO uint32_t FSR; /*!< HSPIM FIFO Status register */ member
/bsp/ht32/libraries/HT32_STD_5xxxx_FWLib/library/Device/Holtek/HT32F5xxxx/Include/
A Dht32f5xxxx_01.h662 …__IO uint32_t FSR; /*!< 0x01C FIFO Status Register … member
/bsp/rv32m1_vega/rv32m1_sdk_riscv/devices/RV32M1/
A DRV32M1_ri5cy.h9927 __IO uint32_t FSR; /**< FIFO Status Register, offset: 0x18 */ member
11550 __I uint32_t FSR; /**< FIFO Status Register, offset: 0x5C */ member
A DRV32M1_zero_riscy.h10070 __IO uint32_t FSR; /**< FIFO Status Register, offset: 0x18 */ member
11693 __I uint32_t FSR; /**< FIFO Status Register, offset: 0x5C */ member
/bsp/rockchip/common/rk_hal/lib/CMSIS/Device/RK2108/Include/
A Drk2108.h562 __IO uint32_t FSR; /* Address Offset: 0x0020 */ member

Completed in 339 milliseconds