Home
last modified time | relevance | path

Searched refs:GCLK_CTRLA_SWRST (Results 1 – 9 of 9) sorted by relevance

/bsp/microchip/saml10/bsp/include/component/
A Dgclk.h61 #define GCLK_CTRLA_SWRST GCLK_CTRLA_SWRST_Msk /**< \de… macro
/bsp/microchip/samc21/bsp/samc21/include/component/
A Dgclk.h57 #define GCLK_CTRLA_SWRST (_U_(0x1) << GCLK_CTRLA_SWRST_Pos) macro
/bsp/microchip/samd51-seeed-wio-terminal/bsp/samd51a/include/component/
A Dgclk.h57 #define GCLK_CTRLA_SWRST (_U_(0x1) << GCLK_CTRLA_SWRST_Pos) macro
/bsp/microchip/samd51-adafruit-metro-m4/bsp/samd51a/include/component/
A Dgclk.h57 #define GCLK_CTRLA_SWRST (_U_(0x1) << GCLK_CTRLA_SWRST_Pos) macro
/bsp/microchip/same54/bsp/include/component/
A Dgclk.h57 #define GCLK_CTRLA_SWRST (_U_(0x1) << GCLK_CTRLA_SWRST_Pos) macro
/bsp/microchip/samc21/bsp/hri/
A Dhri_gclk_c21.h135 ((Gclk *)hw)->CTRLA.reg |= GCLK_CTRLA_SWRST; in hri_gclk_set_CTRLA_SWRST_bit()
145 tmp = (tmp & GCLK_CTRLA_SWRST) >> GCLK_CTRLA_SWRST_Pos; in hri_gclk_get_CTRLA_SWRST_bit()
/bsp/microchip/samd51-seeed-wio-terminal/bsp/hri/
A Dhri_gclk_d51.h150 ((Gclk *)hw)->CTRLA.reg |= GCLK_CTRLA_SWRST; in hri_gclk_set_CTRLA_SWRST_bit()
160 tmp = (tmp & GCLK_CTRLA_SWRST) >> GCLK_CTRLA_SWRST_Pos; in hri_gclk_get_CTRLA_SWRST_bit()
/bsp/microchip/same54/bsp/hri/
A Dhri_gclk_e54.h150 ((Gclk *)hw)->CTRLA.reg |= GCLK_CTRLA_SWRST; in hri_gclk_set_CTRLA_SWRST_bit()
160 tmp = (tmp & GCLK_CTRLA_SWRST) >> GCLK_CTRLA_SWRST_Pos; in hri_gclk_get_CTRLA_SWRST_bit()
/bsp/microchip/samd51-adafruit-metro-m4/bsp/hri/
A Dhri_gclk_d51.h150 ((Gclk *)hw)->CTRLA.reg |= GCLK_CTRLA_SWRST; in hri_gclk_set_CTRLA_SWRST_bit()
160 tmp = (tmp & GCLK_CTRLA_SWRST) >> GCLK_CTRLA_SWRST_Pos; in hri_gclk_get_CTRLA_SWRST_bit()

Completed in 32 milliseconds