Home
last modified time | relevance | path

Searched refs:I2C_CTRL_PHASE_ADDR_SHIFT (Results 1 – 6 of 6) sorted by relevance

/bsp/hpmicro/libraries/hpm_sdk/soc/HPM6700/ip/
A Dhpm_i2c_regs.h357 #define I2C_CTRL_PHASE_ADDR_SHIFT (11U) macro
358 #define I2C_CTRL_PHASE_ADDR_SET(x) (((uint32_t)(x) << I2C_CTRL_PHASE_ADDR_SHIFT) & I2C_CTRL_PHASE_A…
359 …2C_CTRL_PHASE_ADDR_GET(x) (((uint32_t)(x) & I2C_CTRL_PHASE_ADDR_MASK) >> I2C_CTRL_PHASE_ADDR_SHIFT)
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM6200/ip/
A Dhpm_i2c_regs.h357 #define I2C_CTRL_PHASE_ADDR_SHIFT (11U) macro
358 #define I2C_CTRL_PHASE_ADDR_SET(x) (((uint32_t)(x) << I2C_CTRL_PHASE_ADDR_SHIFT) & I2C_CTRL_PHASE_A…
359 …2C_CTRL_PHASE_ADDR_GET(x) (((uint32_t)(x) & I2C_CTRL_PHASE_ADDR_MASK) >> I2C_CTRL_PHASE_ADDR_SHIFT)
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM6300/ip/
A Dhpm_i2c_regs.h357 #define I2C_CTRL_PHASE_ADDR_SHIFT (11U) macro
358 #define I2C_CTRL_PHASE_ADDR_SET(x) (((uint32_t)(x) << I2C_CTRL_PHASE_ADDR_SHIFT) & I2C_CTRL_PHASE_A…
359 …2C_CTRL_PHASE_ADDR_GET(x) (((uint32_t)(x) & I2C_CTRL_PHASE_ADDR_MASK) >> I2C_CTRL_PHASE_ADDR_SHIFT)
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM6800/ip/
A Dhpm_i2c_regs.h402 #define I2C_CTRL_PHASE_ADDR_SHIFT (11U) macro
403 #define I2C_CTRL_PHASE_ADDR_SET(x) (((uint32_t)(x) << I2C_CTRL_PHASE_ADDR_SHIFT) & I2C_CTRL_PHASE_A…
404 …2C_CTRL_PHASE_ADDR_GET(x) (((uint32_t)(x) & I2C_CTRL_PHASE_ADDR_MASK) >> I2C_CTRL_PHASE_ADDR_SHIFT)
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM5300/ip/
A Dhpm_i2c_regs.h402 #define I2C_CTRL_PHASE_ADDR_SHIFT (11U) macro
403 #define I2C_CTRL_PHASE_ADDR_SET(x) (((uint32_t)(x) << I2C_CTRL_PHASE_ADDR_SHIFT) & I2C_CTRL_PHASE_A…
404 …2C_CTRL_PHASE_ADDR_GET(x) (((uint32_t)(x) & I2C_CTRL_PHASE_ADDR_MASK) >> I2C_CTRL_PHASE_ADDR_SHIFT)
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM6E00/ip/
A Dhpm_i2c_regs.h402 #define I2C_CTRL_PHASE_ADDR_SHIFT (11U) macro
403 #define I2C_CTRL_PHASE_ADDR_SET(x) (((uint32_t)(x) << I2C_CTRL_PHASE_ADDR_SHIFT) & I2C_CTRL_PHASE_A…
404 …2C_CTRL_PHASE_ADDR_GET(x) (((uint32_t)(x) & I2C_CTRL_PHASE_ADDR_MASK) >> I2C_CTRL_PHASE_ADDR_SHIFT)

Completed in 25 milliseconds