Home
last modified time | relevance | path

Searched refs:cpol (Results 1 – 25 of 25) sorted by relevance

/bsp/loongson/ls2kdev/drivers/
A Ddrv_spi.c82 uint8_t spre_spr, cpol, cpha; in cmd_spi_init() local
91 cpol = strtoul(argv[2], NULL, 0); in cmd_spi_init()
145 unsigned char cpol = 0; in configure() local
154 cpol = 1; in configure()
158 cpol = 0; in configure()
177 spi_init(SPI_DIV_TABLE[ctr], cpol, cpha); in configure()
/bsp/loongson/ls1cdev/drivers/
A Ddrv_spi.c47 unsigned char cpol = 0; in configure() local
84 cpol = SPI_CPOL_1; in configure()
88 cpol = SPI_CPOL_0; in configure()
98 ls1c_spi_set_mode(spi_base, cpol, cpha); in configure()
/bsp/raspberry-pico/Drivers/
A Ddrv_spi.c66 spi_cpol_t cpol; in pico_spi_init() local
90 cpol = SPI_CPOL_1; in pico_spi_init()
94 cpol = SPI_CPOL_0; in pico_spi_init()
100 spi_set_format(spi_handle, cfg->data_width, cpol, cpha, SPI_MSB_FIRST); in pico_spi_init()
/bsp/loongson/ls1cdev/libraries/
A Dls1c_spi.c167 void ls1c_spi_set_mode(void *spi_base, unsigned char cpol, unsigned char cpha) in ls1c_spi_set_mode() argument
175 val |= (cpol << LS1C_SPI_SPCR_CPOL_BIT); // 写入新的cpol in ls1c_spi_set_mode()
A Dls1c_spi.h98 void ls1c_spi_set_mode(void *spi_base, unsigned char cpol, unsigned char cpha);
/bsp/allwinner/libraries/drivers/
A Ddrv_spi.c80 hal_cfg.cpol = HAL_SPI_MASTER_CLOCK_POLARITY1; in hw_spi_configure()
84 hal_cfg.cpol = HAL_SPI_MASTER_CLOCK_POLARITY0; in hw_spi_configure()
218 .cpol = HAL_SPI_MASTER_CLOCK_POLARITY0,
/bsp/allwinner/libraries/sunxi-hal/hal/test/spi/
A Dtest_spi.c82 cfg.cpol = HAL_SPI_MASTER_CLOCK_POLARITY0; in cmd_test_spi()
/bsp/phytium/libraries/drivers/
A Ddrv_spi.c104 set_input_cfg->cpol = FSPIM_CPOL_HIGH; in spim_configure()
108 set_input_cfg->cpol = FSPIM_CPOL_LOW; in spim_configure()
/bsp/core-v-mcu/Libraries/core_v_hal_libraries/core_v_hal/include/
A Dhal_spi_periph.h263 #define SPI_CMD_CFG(clockDiv, cpol, cpha) \ argument
265 ((cpol) << SPI_CMD_CFG_CPOL_OFFSET) | \
/bsp/allwinner/libraries/sunxi-hal/include/hal/
A Dsunxi_hal_spi.h203 cpol; /**< SPI master clock polarity setting. 0:Active high member
/bsp/hpmicro/libraries/hpm_sdk/drivers/src/
A Dhpm_spi_drv.c282 config->common_config.cpol = spi_sclk_high_idle; in spi_master_get_default_format_config()
293 config->common_config.cpol = spi_sclk_high_idle; in spi_slave_get_default_format_config()
362 SPI_TRANSFMT_CPOL_SET(config->common_config.cpol) | in spi_format_init()
/bsp/rv32m1_vega/rv32m1_sdk_riscv/devices/RV32M1/drivers/
A Dfsl_lpspi.h256 lpspi_clock_polarity_t cpol; /*!< Clock polarity. */ member
282 lpspi_clock_polarity_t cpol; /*!< Clock polarity. */ member
A Dfsl_lpspi.c206 base->TCR = LPSPI_TCR_CPOL(masterConfig->cpol) | LPSPI_TCR_CPHA(masterConfig->cpha) | in LPSPI_MasterInit()
225 masterConfig->cpol = kLPSPI_ClockPolarityActiveHigh; in LPSPI_MasterGetDefaultConfig()
268 base->TCR = LPSPI_TCR_CPOL(slaveConfig->cpol) | LPSPI_TCR_CPHA(slaveConfig->cpha) | in LPSPI_SlaveInit()
282 slaveConfig->cpol = kLPSPI_ClockPolarityActiveHigh; /*!< Clock polarity. */ in LPSPI_SlaveGetDefaultConfig()
/bsp/nxp/imx/imxrt/libraries/drivers/
A Ddrv_spi.c316 masterConfig.cpol = kLPSPI_ClockPolarityActiveLow; in spi_configure()
320 masterConfig.cpol = kLPSPI_ClockPolarityActiveHigh; in spi_configure()
/bsp/frdm-k64f/device/MK64F12/
A Dfsl_dspi.h256 dspi_clock_polarity_t cpol; /*!< Clock polarity. */ member
294 dspi_clock_polarity_t cpol; /*!< Clock polarity. */ member
A Dfsl_dspi.c195 …AR_FMSZ(masterConfig->ctarConfig.bitsPerFrame - 1) | SPI_CTAR_CPOL(masterConfig->ctarConfig.cpol) | in DSPI_MasterInit()
215 masterConfig->ctarConfig.cpol = kDSPI_ClockPolarityActiveHigh; in DSPI_MasterGetDefaultConfig()
262 SPI_CTAR_SLAVE_CPOL(slaveConfig->ctarConfig.cpol) | in DSPI_SlaveInit()
274 slaveConfig->ctarConfig.cpol = kDSPI_ClockPolarityActiveHigh; in DSPI_SlaveGetDefaultConfig()
/bsp/thead-smart/drivers/
A Ddrv_usart.h416 int32_t csi_usart_config_clock(usart_handle_t handle, usart_cpol_e cpol, usart_cpha_e cpha);
A Dck_usart.c1136 int32_t csi_usart_config_clock(usart_handle_t handle, usart_cpol_e cpol, usart_cpha_e cpha) in csi_usart_config_clock() argument
/bsp/essemi/es32f369x/libraries/ES32F36xx_ALD_StdPeriph_Driver/Include/
A Dald_qspi.h195 qspi_cpol_t cpol; /**< QSPI polarity */ member
/bsp/essemi/es32f369x/libraries/ES32F36xx_ALD_StdPeriph_Driver/Source/
A Dald_qspi.c110 assert_param(IS_QSPI_CLOCK_POLARITY(hperh->init.cpol)); in ald_qspi_init()
114 (hperh->init.cpol << QSPI_CR_CPOL_POS) | \ in ald_qspi_init()
/bsp/hpmicro/libraries/hpm_sdk/drivers/inc/
A Dhpm_spi_drv.h185 uint8_t cpol; member
/bsp/hpmicro/libraries/hpm_sdk/components/serial_nor/interface/spi/
A Dhpm_serial_nor_host_spi.c170 format_config.common_config.cpol = spi_sclk_low_idle; in init()
/bsp/hpmicro/libraries/drivers/
A Ddrv_spi.c296 format_config.common_config.cpol = cfg->mode & RT_SPI_CPOL ? 1 : 0; in hpm_spi_configure()
/bsp/allwinner/libraries/sunxi-hal/hal/source/spinor/
A Dcore.c343 spim->cfg.cpol = HAL_SPI_MASTER_CLOCK_POLARITY0; in nor_spi_master_init()
/bsp/allwinner/libraries/sunxi-hal/hal/source/spi/
A Dhal_spi.c1783 config |= (spi_config->cpol) | (spi_config->cpha); in hal_spi_hw_config()

Completed in 96 milliseconds