• Home
  • Annotate
  • current directory
Name Date Size #Lines LOC

..21-Aug-2025-

applications/21-Aug-2025-

board/21-Aug-2025-

figures/21-Aug-2025-

.config A D21-Aug-202547.7 KiB1,4591,347

Kconfig A D21-Aug-2025494 2820

README.md A D21-Aug-20256.1 KiB9675

README_zh.md A D21-Aug-20254.3 KiB11971

SConscript A D21-Aug-2025638 2318

SConstruct A D21-Aug-20252.4 KiB7557

project.ewd A D21-Aug-2025104.6 KiB2,9672,966

project.ewp A D21-Aug-202567.4 KiB2,4202,419

project.eww A D21-Aug-2025161 117

project.uvoptx A D21-Aug-20256.4 KiB198190

project.uvprojx A D21-Aug-202545 KiB1,2401,239

rtconfig.h A D21-Aug-20258.8 KiB44095

rtconfig.py A D21-Aug-20255.6 KiB192150

template.ewp A D21-Aug-202572.5 KiB2,0752,074

template.eww A D21-Aug-2025162 117

template.uvoptx A D21-Aug-20256.4 KiB198190

template.uvprojx A D21-Aug-202514.2 KiB396390

README.md

1# STM32F767-Nucleo BSP Introduction
2
3[中文](README_zh.md)
4
5## MCU: STM32F767ZI @216MHz, 2MB FLASH,  512KB RAM
6
7The STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx devices are based on the high-performance Arm® Cortex®-M7 32-bit RISC core operating at up to 216 MHz frequency. The Cortex®-M7 core features a floating point unit (FPU) which supports Arm® double-precision and single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances the application security.
8
9The STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx devices incorporate high-speed embedded memories with a Flash memory up to 2 Mbytes, 512 Kbytes of SRAM (including 128 Kbytes of Data TCM RAM for critical real-time data), 16 Kbytes of instruction TCM RAM (for critical real-time routines), 4 Kbytes of backup SRAM available in the lowest power modes, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses, a 32-bit multi-AHB bus matrix and a multi layer AXI interconnect supporting internal and external memories access.
10All the devices offer three 12-bit ADCs, two DACs, a low-power RTC, twelve general-purpose 16-bit timers including two PWM timers for motor control, two general-purpose 32-bit timers, a true random number generator (RNG). They also feature standard and advanced communication interfaces.
11Advanced peripherals include two SDMMC interfaces, a flexible memory control (FMC) interface, a Quad-SPI Flash memory interface, a camera interface for CMOS sensors.
12The STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx devices operate in the –40 to +105 °C temperature range from a 1.7 to 3.6 V power supply. Dedicated supply inputs for USB (OTG_FS and OTG_HS) and SDMMC2 (clock, command and 4-bit data) are available on all the packages except LQFP100 for a greater power supply choice.
13The supply voltage can drop to 1.7 V with the use of an external power supply supervisor. A comprehensive set of power-saving mode allows the design of low-power applications.
14The STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx devices offer devices in 11 packages ranging from 100 pins to 216 pins. The set of included peripherals changes with the device chosen.
15These features make the STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx microcontrollers suitable for a wide range of applications.
16
17#### KEY FEATURES
18
19- Core: Arm® 32-bit Cortex®-M7 CPU with DPFPU, ART Accelerator™ and L1-cache: 16 Kbytes I/D cache, allowing 0-wait state execution from embedded Flash and external memories, up to 216 MHz, MPU, 462 DMIPS/2.14 DMIPS/MHz (Dhrystone 2.1), and DSP instructions.
20- Memories
21  - Up to 2 Mbytes of Flash memory organized into two banks allowing read-while-write
22  - SRAM: 512 Kbytes (including 128 Kbytes of data TCM RAM for critical real-time data) + 16 Kbytes of instruction TCM RAM (for critical real-time routines) + 4 Kbytes of backup SRAM
23  - Flexible external memory controller with up to 32-bit data bus: SRAM, PSRAM, SDRAM/LPSDR SDRAM, NOR/NAND memories
24- Dual mode Quad-SPI
25- Graphics
26  - Chrom-ART Accelerator™ (DMA2D), graphical hardware accelerator enabling enhanced graphical user interface
27  - Hardware JPEG codec
28  - LCD-TFT controller supporting up to XGA resolution
29  - MIPI® DSI host controller supporting up to 720p 30 Hz resolution
30- Clock, reset and supply management
31  - 1.7 V to 3.6 V application supply and I/Os
32  - POR, PDR, PVD and BOR
33  - Dedicated USB power
34  - 4-to-26 MHz crystal oscillator
35  - Internal 16 MHz factory-trimmed RC (1% accuracy)
36  - 32 kHz oscillator for RTC with calibration
37  - Internal 32 kHz RC with calibration
38- Low-power
39  - Sleep, Stop and Standby modes
40  - VBAT supply for RTC, 32×32 bit backup registers + 4 Kbytes backup SRAM
41- 3×12-bit, 2.4 MSPS ADC: up to 24 channels
42- Digital filters for sigma delta modulator (DFSDM), 8 channels / 4 filters
43- 2×12-bit D/A converters
44- General-purpose DMA: 16-stream DMA controller with FIFOs and burst support
45
46- Up to 18 timers: up to thirteen 16-bit (1x low- power 16-bit timer available in Stop mode) and two 32-bit timers, each with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input. All 15 timers running up to 216 MHz. 2x watchdogs, SysTick timer
47- Debug mode
48  - SWD & JTAG interfaces
49  - Cortex®-M7 Trace Macrocell™
50- Up to 168 I/O ports with interrupt capability
51  - Up to 164 fast I/Os up to 108 MHz
52  - Up to 166 5 V-tolerant I/Os
53- Up to 28 communication interfaces
54  - Up to 4 I2C interfaces (SMBus/PMBus)
55  - Up to 4 USARTs/4 UARTs (12.5 Mbit/s, ISO7816 interface, LIN, IrDA, modem control)
56  - Up to 6 SPIs (up to 54 Mbit/s), 3 with muxed simplex I2S for audio
57  - 2 x SAIs (serial audio interface)
58  - 3 x CANs (2.0B Active) and 2 x SDMMCs
59  - SPDIFRX interface
60  - HDMI-CEC
61  - MDIO slave interface
62- Advanced connectivity
63  - USB 2.0 full-speed device/host/OTG controller with on-chip PHY
64  - USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip full-speed PHY and ULPI
65  - 10/100 Ethernet MAC with dedicated DMA: supports IEEE 1588v2 hardware, MII/RMII
66- 8- to 14-bit camera interface up to 54 Mbyte/s
67- True random number generator
68- CRC calculation unit
69- RTC: subsecond accuracy, hardware calendar
70- 96-bit unique ID
71
72
73
74## Read more
75
76|                          Documents                           |                         Description                          |
77| :----------------------------------------------------------: | :----------------------------------------------------------: |
78| [STM32_Nucleo-144_BSP_Introduction](../docs/STM32_Nucleo-144_BSP_Introduction.md) | How to run RT-Thread on STM32 Nucleo-144 boards (**Must-Read**) |
79| [STM32F767ZI ST Official Website](https://www.st.com/en/microcontrollers-microprocessors/stm32f767zi.html#documentation) |          STM32F767ZI datasheet and other resources           |
80
81
82
83## Maintained By
84
85[e31207077](https://github.com/e31207077)  <e31207077@yahoo.com.tw>
86
87
88
89## Translated By
90
91Meco Man @ RT-Thread Community
92
93> jiantingman@foxmail.com
94>
95> https://github.com/mysterywolf
96

README_zh.md

1# STM32F767 NUCLEO-F767ZI开发板 BSP 说明
2## 简介
3
4本文档为 NUCLEO-F767ZI 开发板的 BSP (板级支持包) 说明。
5
6主要内容如下:
7
8- 开发板资源介绍
9- BSP 快速上手
10- 进阶使用方法
11
12通过阅读快速上手章节开发者可以快速地上手该 BSP,将 RT-Thread 运行在开发板上。在进阶使用指南章节,将会介绍更多高级功能,帮助开发者利用 RT-Thread 驱动更多板载资源。
13
14## 开发板介绍
15
16NUCLEO-F767ZI 是st推出的一款基于 ARM Cortex-M7 内核的开发板,最高主频为 216Mhz,该开发板具有丰富的板载资源,可以充分发挥 STM32F767 的芯片性能。
17
18开发板外观如下图所示:
19
20![board](figures/en.high-perf_nucleo-144_mbed.jpg)
21
22该开发板常用 **板载资源** 如下:
23
24- MCU:STM32f767,主频 216MHz,2MB FLASH ,512KB RAM ,16K CACHE
25
26- 常用外设
27  - LED :3个,LED1 (绿色,PB0),LED2(蓝色,PB7),LED3(红色,PB14)
28  - 按键:2个,B1(用户按键,PC13),B2(复位引脚)
29- 常用接口:USB 转串口3、以太网接口
30- 调试接口:ST-LINK
31
32开发板更多详细信息请参考ST [NUCLEO-F767ZI开发板介绍](https://www.st.com/en/evaluation-tools/nucleo-f767zi.html)33
34## 外设支持
35
36本 BSP 目前对外设的支持情况如下:
37
38| **板载外设**      | **支持情况** | **备注**                              |
39| :-----------------| :----------: | :-------------------------------------|
40| USB 转串口3        |     支持     |                                       |
41| 以太网            |   支持   | PHY 选项 LAN8720A(兼容 LAN8742A) |
42| **片上外设**      | **支持情况** | **备注**                              |
43| GPIO              |     支持     | PA0, PA1... PK15 ---> PIN: 0, 1...144 |
44| UART              |     支持     | UART3                                 |
45| **扩展模块**      | **支持情况** | **备注**                              |
46| 暂无              |   暂不支持   | 暂不支持                              |
47
48## 使用说明
49
50使用说明分为如下两个章节:
51
52- 快速上手
53
54    本章节是为刚接触 RT-Thread 的新手准备的使用说明,遵循简单的步骤即可将 RT-Thread 操作系统运行在该开发板上,看到实验效果 。
55
56- 进阶使用
57
58    本章节是为需要在 RT-Thread 操作系统上使用更多开发板资源的开发者准备的。通过使用 ENV 工具对 BSP 进行配置,可以开启更多板载资源,实现更多高级功能。
59
60
61### 快速上手
62
63本 BSP 为开发者提供 MDK5 和 IAR 工程,并且支持 GCC 开发环境。下面以 MDK5 开发环境为例,介绍如何将系统运行起来。
64
65**请注意!!!**
66
67在执行编译工作前请先打开ENV执行以下指令(该指令用于拉取必要的HAL库及CMSIS库,否则无法通过编译):
68
69```bash
70pkgs --update
71```
72
73#### 硬件连接
74
75使用数据线连接开发板到 PC,打开电源开关。
76
77#### 编译下载
78
79双击 project.uvprojx 文件,打开 MDK5 工程,编译并下载程序到开发板。
80
81> 工程默认配置使用 ST-LINK 仿真器下载程序,在通过 ST-LINK 连接开发板的基础上,点击下载按钮即可下载程序到开发板
82
83#### 运行结果
84
85下载程序成功之后,系统会自动运行,LED 闪烁。
86
87连接开发板对应串口到 PC , 在终端工具里打开相应的串口(115200-8-1-N),复位设备后,可以看到 RT-Thread 的输出信息:
88
89```bash
90 \ | /
91- RT -     Thread Operating System
92 / | \     4.0.0 build Jan  9 2019
93 2006 - 2018 Copyright by rt-thread team
94msh >
95```
96### 进阶使用
97
98此 BSP 默认只开启了 GPIO 和 串口3 的功能,如果需使用 Ethernet 等更多高级功能,需要利用 ENV 工具对BSP 进行配置,步骤如下:
99
1001. 在 bsp 下打开 env 工具。
101
1022. 输入`menuconfig`命令配置工程,配置好之后保存退出。
103
1043. 输入`pkgs --update`命令更新软件包。
105
1064. 输入`scons --target=mdk4/mdk5/iar` 命令重新生成工程。
107
108本章节更多详细的介绍请参考 [STM32 系列 BSP 外设驱动使用教程](../docs/STM32系列BSP外设驱动使用教程.md)。
109
110## 注意事项
111
112暂无
113
114## 联系人信息
115
116维护人:
117
118-  [e31207077](https://github.com/e31207077), 邮箱:<e31207077@yahoo.com.tw>
119