Home
last modified time | relevance | path

Searched defs:reg_value (Results 1 – 9 of 9) sorted by relevance

/drivers/ram/k3-ddrss/
A Dcps_drv_lpddr4.h28 #define CPS_FLD_READ(fld, reg_value) (cps_fldread((u32)(CPS_FLD_MASK(fld)), \ argument
32 #define CPS_FLD_WRITE(fld, reg_value, value) (cps_fldwrite((u32)(CPS_FLD_MASK(fld)), \ argument
36 #define CPS_FLD_SET(fld, reg_value) (cps_fldset((u32)(CPS_FLD_WIDTH(fld)), \ argument
42 #define CPS_FLD_CLEAR(reg, fld, reg_value) (cps_fldclear((u32)(CPS_FLD_WIDTH(fld)), \ argument
62 static inline u32 cps_fldread(u32 mask, u32 shift, u32 reg_value) in cps_fldread()
70 static inline u32 cps_fldwrite(u32 mask, u32 shift, u32 reg_value, u32 value) in cps_fldwrite()
79 static inline u32 cps_fldset(u32 width, u32 mask, u32 is_woclr, u32 reg_value) in cps_fldset()
91 static inline u32 cps_fldclear(u32 width, u32 mask, u32 is_woset, u32 is_woclr, u32 reg_value) in cps_fldclear()
/drivers/net/phy/
A Dcortina.c291 int reg_value; in cs4340_phy_init() local
354 int reg_value; in cs4223_phy_init() local
/drivers/ram/rockchip/
A Dsdram_rk3399.c356 u32 reg_value; in phy_io_config() local
584 u32 reg_value; in set_ds_odt() local
1909 u32 reg_value; in set_lpddr4_dq_odt() local
1956 u32 reg_value; in set_lpddr4_ca_odt() local
2003 u32 reg_value; in set_lpddr4_MR3() local
2050 u32 reg_value; in set_lpddr4_MR12() local
2099 u32 reg_value; in set_lpddr4_MR14() local
/drivers/video/sunxi/
A Dsunxi_de2.c39 u32 reg_value; in sunxi_de2_composer_init() local
/drivers/led/
A Dled_cortina.c172 u32 reg_value, val; in cortina_led_probe() local
/drivers/ddr/marvell/axp/
A Dddr3_hw_training.h288 u32 reg_value; member
293 u32 reg_value; member
/drivers/usb/musb-new/
A Dsunxi.c175 u32 reg_value; in USBC_ConfigFIFO_Base() local
/drivers/phy/allwinner/
A Dphy-sun4i-usb.c157 u32 bits, reg_value; in sun4i_usb_phy_passby() local
/drivers/net/
A Dcortina_ni.c964 int ret, reg_value; in cortina_eth_probe() local

Completed in 28 milliseconds