Home
last modified time | relevance | path

Searched refs:CLK_DIV_DMC1_VAL (Results 1 – 2 of 2) sorted by relevance

/arch/arm/mach-exynos/
A Dclock_init_exynos4.c64 writel(CLK_DIV_DMC1_VAL, &clk->div_dmc1); in system_clock_init()
A Dexynos4_setup.h91 #define CLK_DIV_DMC1_VAL ((DPM_RATIO << 24) \ macro

Completed in 5 milliseconds