CLK_DIV_FSYS2_VAL (reference) in projects: arch

Searched refs:CLK_DIV_FSYS2_VAL (Results 1 – 4 of 4) sorted by relevance

/arch/arm/mach-exynos/
A D	clock_init_exynos4.c	`69 writel(CLK_DIV_FSYS2_VAL, &clk->div_fsys2); in system_clock_init()`
A D	exynos5_setup.h	`490 #define CLK_DIV_FSYS2_VAL NOT_AVAILABLE macro 754 #define CLK_DIV_FSYS2_VAL 0x041d0000 macro`
A D	exynos4_setup.h	`200 #define CLK_DIV_FSYS2_VAL ((MMC3_PRE_RATIO << 24) \ macro`
A D	clock_init_exynos5.c	`942 writel(CLK_DIV_FSYS2_VAL, &clk->div_fsys2); in exynos5420_system_clock_init()`

Completed in 10 milliseconds