CLK_DIV_R0X_VAL (reference) in projects: arch

Searched refs:CLK_DIV_R0X_VAL (Results 1 – 2 of 2) sorted by relevance

/arch/arm/mach-exynos/
A D	exynos5_setup.h	`204 #define CLK_DIV_R0X_VAL 0x10 macro`
A D	clock_init_exynos5.c	`713 writel(CLK_DIV_R0X_VAL, &clk->div_r0x); in exynos5250_system_clock_init() 717 writel(CLK_DIV_R0X_VAL, &clk->div_r0x); in exynos5250_system_clock_init()`

Completed in 7 milliseconds