Home
last modified time | relevance | path

Searched refs:CLK_SRC_DISP1_0_VAL (Results 1 – 2 of 2) sorted by relevance

/arch/arm/mach-exynos/
A Dexynos5_setup.h692 #define CLK_SRC_DISP1_0_VAL 0x6 macro
874 #define CLK_SRC_DISP1_0_VAL 0x10666600 macro
A Dclock_init_exynos5.c772 writel(CLK_SRC_DISP1_0_VAL, &clk->src_disp1_0); in exynos5250_system_clock_init()
931 writel(CLK_SRC_DISP1_0_VAL, &clk->src_disp10); in exynos5420_system_clock_init()

Completed in 10 milliseconds