CLK_SRC_TOP1_VAL (reference) in projects: arch

Searched refs:CLK_SRC_TOP1_VAL (Results 1 – 4 of 4) sorted by relevance

/arch/arm/mach-exynos/
A D	clock_init_exynos4.c	`48 writel(CLK_SRC_TOP1_VAL, &clk->src_top1); in system_clock_init()`
A D	exynos5_setup.h	`551 #define CLK_SRC_TOP1_VAL ((MUX_ACLK_400_G3D_SEL << 28) \ macro 780 #define CLK_SRC_TOP1_VAL 0x00100200 macro`
A D	exynos4_setup.h	`124 #define CLK_SRC_TOP1_VAL (VPLLSRC_SEL_FINPLL) macro`
A D	clock_init_exynos5.c	`690 writel(CLK_SRC_TOP1_VAL, &clk->src_top1); in exynos5250_system_clock_init() 914 writel(CLK_SRC_TOP1_VAL, &clk->src_top1); in exynos5420_system_clock_init()`

Completed in 10 milliseconds