Home
last modified time | relevance | path

Searched refs:CPU_DDR_CLOCK_CONTROL_CPU_PLL_BYPASS_LSB (Results 1 – 1 of 1) sorted by relevance

/arch/mips/mach-ath79/qca956x/
A Dclk.c148 #define CPU_DDR_CLOCK_CONTROL_CPU_PLL_BYPASS_LSB 2 macro
151 (((x) << CPU_DDR_CLOCK_CONTROL_CPU_PLL_BYPASS_LSB) & CPU_DDR_CLOCK_CONTROL_CPU_PLL_BYPASS_MASK)

Completed in 3 milliseconds