Home
last modified time | relevance | path

Searched refs:CPU_DDR_CLOCK_CONTROL_CPU_POST_DIV_SET (Results 1 – 1 of 1) sorted by relevance

/arch/mips/mach-ath79/qca956x/
A Dclk.c138 #define CPU_DDR_CLOCK_CONTROL_CPU_POST_DIV_SET(x) \ macro
183 CPU_DDR_CLOCK_CONTROL_CPU_POST_DIV_SET(0)

Completed in 3 milliseconds