Searched refs:DDR3PHY_CTRL_PHY_RESET (Results 1 – 2 of 2) sorted by relevance
| /arch/arm/mach-exynos/ | ||
| A D | exynos5_setup.h | 251 #define DDR3PHY_CTRL_PHY_RESET (1 << 0) macro |
| A D | dmc_init_ddr3.c | 31 writel(DDR3PHY_CTRL_PHY_RESET, &clk->lpddr3phy_ctrl); in reset_phy_ctrl() |
Completed in 7 milliseconds