Searched refs:MPLL_CON0_VAL (Results 1 – 2 of 2) sorted by relevance

/arch/arm/mach-exynos/
A D	clock_init_exynos4.c	86 writel(MPLL_CON0_VAL, &clk->mpll_con0); in system_clock_init()
A D	exynos4_setup.h	345 #define MPLL_CON0_VAL SET_PLL(MPLL_MDIV, MPLL_PDIV, MPLL_SDIV) macro

Completed in 5 milliseconds

Last Index update Fri Aug 22 02:48:31 CST 2025