Home
last modified time | relevance | path

Searched refs:MSR_IA32_MISC_ENABLE (Results 1 – 6 of 6) sorted by relevance

/arch/x86/cpu/
A Dturbo.c67 msr = msr_read(MSR_IA32_MISC_ENABLE); in turbo_get_state()
95 msr = msr_read(MSR_IA32_MISC_ENABLE); in turbo_enable()
97 msr_write(MSR_IA32_MISC_ENABLE, msr); in turbo_enable()
/arch/x86/cpu/intel_common/
A Dcpu.c192 msr = msr_read(MSR_IA32_MISC_ENABLE); in cpu_get_burst_mode_state()
211 msr = msr_read(MSR_IA32_MISC_ENABLE); in cpu_set_burst_mode()
216 msr_write(MSR_IA32_MISC_ENABLE, msr); in cpu_set_burst_mode()
223 msr = msr_read(MSR_IA32_MISC_ENABLE); in cpu_set_eist()
228 msr_write(MSR_IA32_MISC_ENABLE, msr); in cpu_set_eist()
/arch/x86/cpu/baytrail/
A Dcpu.c74 msr = msr_read(MSR_IA32_MISC_ENABLE); in set_max_freq()
76 msr_write(MSR_IA32_MISC_ENABLE, msr); in set_max_freq()
/arch/x86/cpu/apollolake/
A Dcpu.c127 msr_clrsetbits_64(MSR_IA32_MISC_ENABLE, MISC_ENABLE_MWAIT, 0); in setup_core_msrs()
/arch/x86/cpu/broadwell/
A Dcpu_full.c475 msr = msr_read(MSR_IA32_MISC_ENABLE); in configure_misc()
479 msr_write(MSR_IA32_MISC_ENABLE, msr); in configure_misc()
/arch/x86/include/asm/
A Dmsr-index.h115 #define MSR_IA32_MISC_ENABLE 0x000001a0 macro

Completed in 13 milliseconds