Home
last modified time | relevance | path

Searched refs:PERIPH_REG (Results 1 – 10 of 10) sorted by relevance

/arch/arm/include/asm/arch-tegra20/
A Dclock-tables.h174 #define PERIPH_REG(id) ((id) >> 5) macro
/arch/arm/mach-tegra/tegra114/
A Dclock.c584 clk = &clkrst->crc_clk_out_enb[PERIPH_REG(periph_id)]; in clock_set_enable()
586 clk = &clkrst->crc_clk_out_enb_vw[PERIPH_REG(periph_id)]; in clock_set_enable()
605 reset = &clkrst->crc_rst_dev[PERIPH_REG(periph_id)]; in reset_set_enable()
607 reset = &clkrst->crc_rst_dev_vw[PERIPH_REG(periph_id)]; in reset_set_enable()
/arch/arm/mach-tegra/tegra30/
A Dclock.c565 clk = &clkrst->crc_clk_out_enb[PERIPH_REG(periph_id)]; in clock_set_enable()
567 clk = &clkrst->crc_clk_out_enb_vw[PERIPH_REG(periph_id)]; in clock_set_enable()
586 reset = &clkrst->crc_rst_dev[PERIPH_REG(periph_id)]; in reset_set_enable()
588 reset = &clkrst->crc_rst_dev_vw[PERIPH_REG(periph_id)]; in reset_set_enable()
/arch/arm/include/asm/arch-tegra114/
A Dclock-tables.h378 #define PERIPH_REG(id) \ macro
/arch/arm/include/asm/arch-tegra30/
A Dclock-tables.h358 #define PERIPH_REG(id) \ macro
/arch/arm/include/asm/arch-tegra124/
A Dclock-tables.h483 #define PERIPH_REG(id) \ macro
/arch/arm/mach-tegra/tegra124/
A Dclock.c732 clk = &clkrst->crc_clk_out_enb[PERIPH_REG(periph_id)]; in clock_set_enable()
734 clk = &clkrst->crc_clk_out_enb_vw[PERIPH_REG(periph_id)]; in clock_set_enable()
755 reset = &clkrst->crc_rst_dev[PERIPH_REG(periph_id)]; in reset_set_enable()
757 reset = &clkrst->crc_rst_dev_vw[PERIPH_REG(periph_id)]; in reset_set_enable()
/arch/arm/mach-tegra/tegra210/
A Dclock.c813 clk = &clkrst->crc_clk_out_enb[PERIPH_REG(periph_id)]; in clock_set_enable()
815 clk = &clkrst->crc_clk_out_enb_vw[PERIPH_REG(periph_id)]; in clock_set_enable()
839 reset = &clkrst->crc_rst_dev[PERIPH_REG(periph_id)]; in reset_set_enable()
841 reset = &clkrst->crc_rst_dev_vw[PERIPH_REG(periph_id)]; in reset_set_enable()
/arch/arm/include/asm/arch-tegra210/
A Dclock-tables.h553 #define PERIPH_REG(id) \ macro
/arch/arm/mach-tegra/tegra20/
A Dclock.c518 u32 *clk = &clkrst->crc_clk_out_enb[PERIPH_REG(periph_id)]; in clock_set_enable()
535 u32 *reset = &clkrst->crc_rst_dev[PERIPH_REG(periph_id)]; in reset_set_enable()

Completed in 38 milliseconds