Home
last modified time | relevance | path

Searched refs:PIRQH (Results 1 – 8 of 8) sorted by relevance

/arch/x86/dts/
A Dqemu-x86_q35.dts14 #undef PIRQH
18 #define PIRQH 11 macro
A Dgalileo.dts107 PCI_BDF(0, 20, 3) INTD PIRQH
111 PCI_BDF(0, 20, 7) INTD PIRQH
A Dcougarcanyon2.dts121 PIRQH 11
/arch/x86/cpu/queensbay/
A Dtnc.c129 writew(PIRQH, &rcba->d31ir); in tnc_irq_init()
/arch/x86/cpu/ivybridge/
A Dsdram.c388 writel(DIR_ROUTE(PIRQB, PIRQH, PIRQA, PIRQC), RCB_REG(D31IR)); in rcba_config()
391 writel(DIR_ROUTE(PIRQA, PIRQH, PIRQA, PIRQB), RCB_REG(D27IR)); in rcba_config()
392 writel(DIR_ROUTE(PIRQF, PIRQE, PIRQG, PIRQH), RCB_REG(D26IR)); in rcba_config()
/arch/x86/include/asm/arch-ivybridge/
A Dpch.h202 #define PIRQH 7 macro
/arch/x86/cpu/quark/
A Dquark.c326 writew(PIRQE | (PIRQF << 4) | (PIRQG << 8) | (PIRQH << 12), in quark_irq_init()
/arch/x86/
A DKconfig839 Some newer chipsets offer more than four links, commonly up to PIRQH.

Completed in 10 milliseconds