Home
last modified time | relevance | path

Searched refs:SDR_CTRLGRP_DRAMTIMING1_TCWL_LSB (Results 1 – 2 of 2) sorted by relevance

/arch/arm/mach-socfpga/
A Dwrap_sdram_config.c37 SDR_CTRLGRP_DRAMTIMING1_TCWL_LSB) |
/arch/arm/mach-socfpga/include/mach/
A Dsdram_gen5.h273 #define SDR_CTRLGRP_DRAMTIMING1_TCWL_LSB 0 macro

Completed in 6 milliseconds