Home
last modified time | relevance | path

Searched refs:SPRN_L1CSR0 (Results 1 – 3 of 3) sorted by relevance

/arch/powerpc/cpu/mpc85xx/
A Drelease.S122 mtspr SPRN_L1CSR0,r2
124 mfspr r3,SPRN_L1CSR0
130 mtspr SPRN_L1CSR0,r3
133 mfspr r3,SPRN_L1CSR0
A Dstart.S851 mtspr SPRN_L1CSR0,r2
853 mfspr r3,SPRN_L1CSR0
859 mtspr SPRN_L1CSR0,r3
862 mfspr r3,SPRN_L1CSR0
/arch/powerpc/include/asm/
A Dprocessor.h481 #define SPRN_L1CSR0 0x3f2 /* L1 Data Cache Control and Status Register 0 */ macro
729 #define L1CSR0 SPRN_L1CSR0

Completed in 15 milliseconds