Home
last modified time | relevance | path

Searched refs:_mask (Results 1 – 3 of 3) sorted by relevance

/arch/mips/mach-ath79/qca956x/
A Dclk.c185 static inline void set_val(u32 _reg, u32 _mask, u32 _val) in set_val() argument
189 writel((readl(pll_regs + _reg) & (~(_mask))) | _val, pll_regs + _reg); in set_val()
192 #define cpu_pll_set(_mask, _val) \ argument
193 set_val(QCA956X_PLL_CPU_CONFIG_REG, _mask, _val)
195 #define ddr_pll_set(_mask, _val) \ argument
196 set_val(QCA956X_PLL_DDR_CONFIG_REG, _mask, _val)
198 #define cpu_ddr_control_set(_mask, _val) \ argument
199 set_val(QCA956X_PLL_CLK_CTRL_REG, _mask, _val)
/arch/arm/mach-tegra/tegra124/
A Dxusb-padctl.c86 #define TEGRA124_LANE(_name, _offset, _shift, _mask, _iddq, _funcs) \ argument
91 .mask = _mask, \
/arch/arm/mach-tegra/tegra210/
A Dxusb-padctl.c66 #define TEGRA210_LANE(_name, _offset, _shift, _mask, _iddq, _funcs) \ argument
71 .mask = _mask, \

Completed in 10 milliseconds