Home
last modified time | relevance | path

Searched refs:a2 (Results 1 – 25 of 33) sorted by relevance

12

/arch/xtensa/cpu/
A Dstart.S63 jx a2
133 movi a2, 1
137 wsr a2, PS
158 addi a2, a2, 12 # next entry
205 wsr a2, PS
242 mov a2, sp
244 mov sp, a2
343 jx a2
351 jx a2
491 and a2, a2, a3
[all …]
/arch/xtensa/lib/
A Dmisc.S24 ___invalidate_icache_page a2 a3
39 ___invalidate_dcache_page a2 a3
54 ___flush_invalidate_dcache_page a2 a3
69 ___flush_dcache_page a2 a3
84 ___invalidate_icache_range a2 a3 a4
99 ___flush_invalidate_dcache_range a2 a3 a4
114 ___flush_dcache_range a2 a3 a4
129 ___invalidate_dcache_range a2 a3 a4
143 ___invalidate_icache_all a2 a3
158 ___flush_invalidate_dcache_all a2 a3
[all …]
/arch/riscv/lib/
A Dmemmove.S20 bltu t0, a2, 1f
31 add a0, a0, a2
32 add a1, a1, a2
43 bltu a2, a3, .Lbyte_copy_tail
48 andi a2, a0, ~(SZREG-1)
49 beq a0, a2, 2f
55 bne a0, a2, 1b
124 M_SRL a2, a5, t3
125 or a2, a2, a4
127 REG_S a2, 0(a0)
A Dmemcpy.S22 add t0, a0, a2
38 addi a2, a0, SZREG-1
39 andi a2, a2, ~(SZREG-1)
40 beq a0, a2, 2f
46 bne a0, a2, 1b
61 REG_L a2, 0(a1)
72 REG_S a2, 0(a0)
83 REG_L a2, 11*SZREG(a1)
158 M_SLL a2, a5, t4
159 or a2, a2, a4
[all …]
A Dmemset.S16 sltiu a3, a2, 16
32 sub a2, a2, a4 /* Update count */
47 andi a4, a2, ~(SZREG-1)
101 andi a2, a2, SZREG-1 /* Update count */
105 beqz a2, 6f
106 add a3, t0, a2
A Dsetjmp.S66 add a2, a2, a3
68 STORE_IDX(a2, 13)
A Dsbi.c23 register uintptr_t a2 asm ("a2") = (uintptr_t)(arg2); in sbi_ecall()
31 : "r" (a2), "r" (a3), "r" (a4), "r" (a5), "r" (a6), "r" (a7) in sbi_ecall()
/arch/m68k/cpu/mcf5445x/
A Dstart.S144 move.l %d0, (%a2)
197 move.l #0xEC09404F, %a2
199 move.b #0x80, (%a2)
282 move.l %d2, (%a2)
304 move.l (%a1)+, (%a2)+
324 move.l %d0, (%a2)
355 move.l #0xFC0FFF08, %a2
413 move.l (%a3)+, (%a2)+
455 move.l %d0, (%a2)
532 cmp.l %a1,%a2
[all …]
/arch/mips/mach-mtmips/mt7621/spl/
A Dlaunch_ll.S127 move a2, zero
175 PTR_ADDU t1, t0, a2
221 move a2, zero
232 ins t0, a2, 0, 8
237 beqz a2, _next_vpe
245 slt t1, a1, a2
254 move t1, a2
276 slt t1, a1, a2
285 beqz a2, _done_vpe
325 addu a2, 1
[all …]
A Dstart.S170 la a2, __image_copy_end
171 sub a2, a2, a1
/arch/arm/mach-mediatek/
A Dtzcfg.c80 region[0].size = res.a2; in board_get_usable_ram_top()
88 if (!res.a0 && res.a1 && res.a2) { in board_get_usable_ram_top()
90 region[used_regions].size = res.a2; in board_get_usable_ram_top()
185 lmb_alloc_mem(LMB_MEM_ALLOC_ADDR, 0, &addr, res.a2, LMB_NOMAP); in arch_misc_init()
189 if (!res.a0 && res.a1 && res.a2) in arch_misc_init()
190 lmb_alloc_mem(LMB_MEM_ALLOC_ADDR, 0, &addr, res.a2, in arch_misc_init()
220 mem.end = res.a1 + res.a2 - 1; in ft_system_setup()
231 if (!res.a0 && res.a1 && res.a2) { in ft_system_setup()
233 mem.end = res.a1 + res.a2 - 1; in ft_system_setup()
/arch/mips/mach-ath79/qca956x/
A Dqca956x-ddr-tap.S28 li a2, 0x08000000 /* Setting the RST_RESET_RTC_RESET */
29 or a1, a1, a2
33 xor a2, a2, a3
34 and a1, a1, a2
42 li a2, 0x2
46 and a1, a2, a1
47 bne a1, a2, _poll_for_RTC_ON
/arch/arm/lib/
A Dsetjmp.S28 mov a1, a2
44 str a2, [a1, #36] /* where setjmp would save lr */
A Dasm-offsets.c94 DEFINE(ARM_SMCCC_RES_X2_OFFS, offsetof(struct arm_smccc_res, a2)); in main()
99 DEFINE(ARM_SMCCC_1_2_REGS_X2_OFFS, offsetof(struct arm_smccc_1_2_regs, a2)); in main()
/arch/m68k/cpu/mcf52x2/
A Dstart.S140 move.l #(CFG_SYS_INIT_RAM_ADDR), %a2
142 move.l (%a0)+, (%a2)+
190 move.l #(DCACHE_STATUS), %a2 /* icache */
192 move.l %d0, (%a2)
250 move.l #__init_end, %a2
255 cmp.l %a1,%a2
262 move.l #(__rel_dyn_end), %a2
288 cmp.l %a1, %a2
/arch/mips/mach-octeon/
A Dlowlevel_init.S72 ld a2, 16(t0)
76 sd a2, 16(t1)
127 ld a2, 0x18(t9)
/arch/mips/include/asm/
A Dregdef.h25 #define a2 $6 macro
68 #define a2 $6 macro
/arch/m68k/cpu/mcf523x/
A Dstart.S111 move.l #(DCACHE_STATUS), %a2 /* icache */
113 move.l %d0, (%a2)
171 move.l #__init_end, %a2
177 cmp.l %a1,%a2
184 move.l #(__rel_dyn_end), %a2
210 cmp.l %a1, %a2
/arch/m68k/cpu/mcf530x/
A Dstart.S120 move.l #(DCACHE_STATUS), %a2 /* dcache */
122 move.l %d0, (%a2)
175 move.l #__init_end, %a2
180 cmp.l %a1,%a2
187 move.l #(__rel_dyn_end), %a2
213 cmp.l %a1, %a2
/arch/m68k/cpu/mcf532x/
A Dstart.S126 move.l #(DCACHE_STATUS), %a2 /* icache */
128 move.l %d0, (%a2)
186 move.l #__init_end, %a2
192 cmp.l %a1,%a2
199 move.l #(__rel_dyn_end), %a2
225 cmp.l %a1, %a2
/arch/m68k/include/asm/
A Dptrace.h25 ulong a2; member
/arch/mips/mach-mtmips/mt7628/
A Dlowlevel_init.S100 li a2, 0x1ffff800 /* Mask of DTagLo[PTagLo] */
104 and t0, a0, a2
/arch/riscv/cpu/
A Dstart.S253 mv a2, s0
286 mv s4, a2 /* save addr of destination */
388 mv a2, s3
442 mv gp, a2
/arch/m68k/lib/
A Dtraps.c31 fp->a0, fp->a1, fp->a2, fp->a3); in show_frame()
/arch/riscv/include/asm/
A Dptrace.h25 unsigned long a2; member

Completed in 671 milliseconds

12