Home
last modified time | relevance | path

Searched refs:apll_pdiv (Results 1 – 2 of 2) sorted by relevance

/arch/arm/mach-exynos/
A Dclock_init.h24 unsigned apll_pdiv; member
45 unsigned apll_pdiv; member
A Dclock_init_exynos5.c28 .apll_pdiv = 0x2,
45 .apll_pdiv = 0x4,
60 .apll_pdiv = 0x3,
75 .apll_pdiv = 0x3,
90 .apll_pdiv = 0x3,
105 .apll_pdiv = 0x3,
120 .apll_pdiv = 0x6,
583 writel(mem->apll_pdiv * PLL_LOCK_FACTOR, &clk->apll_lock); in exynos5250_system_clock_init()
618 val = set_pll(arm_clk_ratio->apll_mdiv, arm_clk_ratio->apll_pdiv, in exynos5250_system_clock_init()
793 writel(arm_clk_ratio->apll_pdiv * PLL_LOCK_FACTOR, &clk->apll_lock); in exynos5420_system_clock_init()
[all …]

Completed in 5 milliseconds