Home
last modified time | relevance | path

Searched refs:base_reg (Results 1 – 2 of 2) sorted by relevance

/arch/arm/mach-k3/include/mach/
A Dk3-qos.h14 #define K3_QOS_REG(base_reg, i) (base_reg + 0x100 + (i) * 4) argument
28 #define K3_QOS_GROUP_REG(base_reg, i) (base_reg + (i) * 4) argument
/arch/arm/mach-tegra/
A Dclock.c629 u32 base_reg, misc_reg; in clock_set_rate() local
645 base_reg = readl(&pll->pll_base); in clock_set_rate()
651 base_reg |= m << pllinfo->m_shift; in clock_set_rate()
654 base_reg |= n << pllinfo->n_shift; in clock_set_rate()
657 base_reg |= p << pllinfo->p_shift; in clock_set_rate()
665 base_reg |= PLL_ENABLE_MASK; in clock_set_rate()
673 base_reg |= PLL_BYPASS_MASK; in clock_set_rate()
675 writel(base_reg, &pll->pll_base); in clock_set_rate()
693 base_reg |= PLL_ENABLE_MASK; in clock_set_rate()
695 writel(base_reg, &pll->pll_base); in clock_set_rate()
[all …]

Completed in 6 milliseconds