Home
last modified time | relevance | path

Searched refs:clrbits_be32 (Results 1 – 25 of 29) sorted by relevance

12

/arch/mips/mach-ath79/
A Dreset.c127 clrbits_be32(rregs + AR933X_RESET_REG_BOOTSTRAP, BIT(17)); in eth_init_ar933x()
137 clrbits_be32(rregs + AR933X_RESET_REG_RESET_MODULE, mask); in eth_init_ar933x()
170 clrbits_be32(rregs + AR934X_RESET_REG_RESET_MODULE, mask); in eth_init_ar934x()
189 clrbits_be32(rregs + AR934X_RESET_REG_RESET_MODULE, mask); in eth_init_qca953x()
449 clrbits_be32(reset_regs + AR933X_RESET_REG_RESET_MODULE, in usb_reset_ar933x()
452 clrbits_be32(reset_regs + AR933X_RESET_REG_RESET_MODULE, in usb_reset_ar933x()
465 clrbits_be32(reset_regs + AR934X_RESET_REG_RESET_MODULE, in usb_reset_ar934x()
468 clrbits_be32(reset_regs + AR934X_RESET_REG_RESET_MODULE, in usb_reset_ar934x()
471 clrbits_be32(reset_regs + AR934X_RESET_REG_RESET_MODULE, in usb_reset_ar934x()
491 clrbits_be32(reset_regs + QCA953X_RESET_REG_RESET_MODULE, in usb_reset_qca953x()
[all …]
/arch/m68k/cpu/mcf52x2/
A Dinterrupts.c41 clrbits_be32(&intp->int_icr1, INT_ICR1_TMR3MASK); in dtimer_intr_setup()
71 clrbits_be32(&intp->imrl0, 0x00000001); in dtimer_intr_setup()
72 clrbits_be32(&intp->imrl0, CFG_SYS_TMRINTR_MASK); in dtimer_intr_setup()
A Dcpu_init.c242 clrbits_be32(par, 0x00180000); in uart_port_conf()
246 clrbits_be32(par, 0x00000003); in uart_port_conf()
247 clrbits_be32(par, 0xFFFFFFFC); in uart_port_conf()
414 clrbits_be32(&gpio->gpio_pbcnt, in uart_port_conf()
420 clrbits_be32(&gpio->gpio_pdcnt, in uart_port_conf()
/arch/m68k/cpu/mcf523x/
A Dinterrupts.c30 clrbits_be32(&intp->imrl0, INTC_IPRL_INT0); in dtimer_intr_setup()
31 clrbits_be32(&intp->imrl0, CFG_SYS_TMRINTR_MASK); in dtimer_intr_setup()
/arch/powerpc/cpu/mpc8xx/
A Dinterrupts.c72 clrbits_be32(&immr->im_siu_conf.sc_simask, 0xFFFF0000 >> irq); in external_interrupt()
125 clrbits_be32(&immr->im_cpic.cpic_cimr, 1 << vec); in cpm_interrupt()
180 clrbits_be32(&immr->im_cpic.cpic_cimr, 1 << vec); in irq_free_handler()
185 clrbits_be32(&immr->im_siu_conf.sc_simask, 1 << (31 - vec)); in irq_free_handler()
A Dcpu_init.c72 clrbits_be32(&immr->im_clkrst.car_sccr, SCCR_EBDF11); in cpu_init_f()
/arch/mips/mach-ath79/ar934x/
A Dclk.c92 clrbits_be32(pll_reg_base + 0x8, BIT(30)); in ar934x_srif_pll_cfg()
99 clrbits_be32(pll_reg_base + 0x8, BIT(30)); in ar934x_srif_pll_cfg()
202 clrbits_be32(pll_regs + AR934X_PLL_CPU_DDR_CLK_CTRL_REG, in ar934x_pll_init()
204 clrbits_be32(pll_regs + AR934X_PLL_CPU_DDR_CLK_CTRL_REG, in ar934x_pll_init()
206 clrbits_be32(pll_regs + AR934X_PLL_CPU_DDR_CLK_CTRL_REG, in ar934x_pll_init()
/arch/m68k/cpu/mcf532x/
A Dinterrupts.c31 clrbits_be32(&intp->imrh0, CFG_SYS_TMRINTR_MASK); in dtimer_intr_setup()
A Dspeed.c201 clrbits_be32(&sdram->ctrl, SDRAMC_SDCR_CKE); in clock_pll()
218 clrbits_be32(&pll->pcr, ~PLL_PCR_FBDIV_UNMASK); in clock_pll()
/arch/m68k/cpu/mcf5445x/
A Dinterrupts.c34 clrbits_be32(&intp->imrh0, CFG_SYS_TMRINTR_MASK); in dtimer_intr_setup()
/arch/powerpc/cpu/mpc85xx/
A Dcpu_init.c74 clrbits_be32(&usb_phy->pllprg[1], in usb_single_source_clk_configure()
174 clrbits_be32(&cpc->cpchdbcr0, CPC_HDBCR0_CDQ_SPEC_DIS); in disable_cpc_sram()
365 clrbits_be32(plldadcr1, 0x02000001); in fsl_erratum_a007212_workaround()
367 clrbits_be32(plldadcr2, 0x02000001); in fsl_erratum_a007212_workaround()
369 clrbits_be32(plldadcr3, 0x02000001); in fsl_erratum_a007212_workaround()
372 clrbits_be32(dpdovrcr4, 0xe0000000); in fsl_erratum_a007212_workaround()
541 clrbits_be32(&l2cache->l2errdis, in l2cache_init()
546 clrbits_be32(&l2cache->l2ctl, in l2cache_init()
A Dfsl_corenet_serdes.c232 clrbits_be32(&regs->lane[idx].gcr0, SRDS_GCR0_RRST); in __serdes_reset_rx()
360 clrbits_be32(&gur->devdisr, devdisr); in p4080_erratum_serdes8()
361 clrbits_be32(&gur->devdisr2, devdisr2); in p4080_erratum_serdes8()
433 clrbits_be32(&regs->bank[FSL_SRDS_BANK_1].pllcr1, in p4080_erratum_serdes_a005()
441 clrbits_be32(&regs->bank[FSL_SRDS_BANK_1].pllcr1, in p4080_erratum_serdes_a005()
456 clrbits_be32(&regs->bank[bank].pllcr1, in p4080_erratum_serdes_a005()
A Dmp.c329 clrbits_be32(&ccm->bstrar, LAW_EN); in plat_mp_up()
406 clrbits_be32(&ecm->bptr, 0x80000000); in plat_mp_up()
A Dcpu_init_early.c173 clrbits_be32(&l2cache->l2ctl, in cpu_init_early_f()
/arch/powerpc/cpu/mpc8xxx/
A Dsrio.c151 clrbits_be32(&srds_regs->lane[idx].gcr0, in srio_erratum_a004034()
185 clrbits_be32((void *)&srio_regs->impl.port[port].pcr, in srio_erratum_a004034()
188 clrbits_be32((void *)&srio_regs->lp_serial in srio_erratum_a004034()
A Dfsl_pamu.c323 clrbits_be32((void *)regs + PAMU_PCR_OFFSET, PAMU_PCR_PE); in pamu_reset()
335 clrbits_be32((void *)base_addr + PAMU_PCR_OFFSET, PAMU_PCR_PE); in pamu_disable()
/arch/arm/include/asm/arch-fsl-layerscape/
A Dsoc.h37 #define scfg_clrbits32(addr, clear) clrbits_be32(addr, clear)
/arch/arm/cpu/armv7/ls102xa/
A Dsoc.c82 clrbits_be32(scfg + SCFG_USB3PRM1CR / 4, in erratum_a009798()
/arch/powerpc/include/asm/
A Diopin_8xx.h62 clrbits_be32(datp, 1 << (31 - iopin->pin)); in iopin_set_low()
156 clrbits_be32(dirp, 1 << (31 - iopin->pin)); in iopin_set_in()
312 clrbits_be32(parp, 1 << (31 - iopin->pin)); in iopin_set_gen()
/arch/sandbox/include/asm/
A Dio.h100 #define clrbits_be32(addr, clear) clrbits(be32, addr, clear) macro
176 #define clrbits_be32(addr, clear) clrbits(be32, addr, clear) macro
/arch/nios2/include/asm/
A Dio.h156 #define clrbits_be32(addr, clear) clrbits(be32, addr, clear) macro
/arch/m68k/include/asm/
A Dio.h227 #define clrbits_be32(addr, clear) clrbits(be32, addr, clear) macro
/arch/arc/include/asm/
A Dio.h230 #define clrbits_be32(addr, clear) clrbits(be32, addr, clear) macro
/arch/sh/include/asm/
A Dio.h214 #define clrbits_be32(addr, clear) clrbits(be32, addr, clear) macro
/arch/x86/include/asm/
A Dio.h109 #define clrbits_be32(addr, clear) clrbits(be32, addr, clear) macro

Completed in 56 milliseconds

12