Home
last modified time | relevance | path

Searched refs:concontrol (Results 1 – 6 of 6) sorted by relevance

/arch/arm/mach-exynos/
A Ddmc_init_ddr3.c74 &dmc->concontrol); in ddr3_mem_ctrl_init()
104 &dmc->concontrol); in ddr3_mem_ctrl_init()
547 writel(mem->concontrol | in ddr3_mem_ctrl_init()
550 &drex0->concontrol); in ddr3_mem_ctrl_init()
551 writel(mem->concontrol | in ddr3_mem_ctrl_init()
554 &drex1->concontrol); in ddr3_mem_ctrl_init()
829 &drex0->concontrol); in ddr3_mem_ctrl_init()
833 &drex1->concontrol); in ddr3_mem_ctrl_init()
855 val = readl(&drex0->concontrol); in ddr3_mem_ctrl_init()
857 writel(val, &drex0->concontrol); in ddr3_mem_ctrl_init()
[all …]
A Ddmc_init_exynos4.c43 .concontrol = CONCONTROL_VAL,
113 writel(mem.concontrol, &dmc->concontrol); in dmc_init()
165 writel((mem.concontrol | AREF_EN), &dmc->concontrol); in dmc_init()
A Dclock_init.h128 unsigned concontrol; member
A Dclock_init_exynos5.c249 .concontrol = DMC_CONCONTROL_DFI_INIT_START_DISABLE |
354 .concontrol = DMC_CONCONTROL_DFI_INIT_START_DISABLE |
457 .concontrol = DMC_CONCONTROL_DFI_INIT_START_DISABLE |
A Dexynos4_setup.h400 unsigned concontrol; member
/arch/arm/mach-exynos/include/mach/
A Ddmc.h6 unsigned int concontrol; member
115 unsigned int concontrol; member
209 unsigned int concontrol; member

Completed in 14 milliseconds