Home
last modified time | relevance | path

Searched refs:cr0 (Results 1 – 13 of 13) sorted by relevance

/arch/x86/cpu/i386/
A Dcall64.S31 movl %cr0, %eax
33 movl %eax, %cr0
63 movl %cr0, %eax
65 movl %eax, %cr0
A Dcpu.c491 unsigned long cr0; in x86_enable_caches() local
493 cr0 = read_cr0(); in x86_enable_caches()
494 cr0 &= ~(X86_CR0_NW | X86_CR0_CD); in x86_enable_caches()
495 write_cr0(cr0); in x86_enable_caches()
502 unsigned long cr0; in x86_disable_caches() local
504 cr0 = read_cr0(); in x86_disable_caches()
505 cr0 |= X86_CR0_NW | X86_CR0_CD; in x86_disable_caches()
507 write_cr0(cr0); in x86_disable_caches()
A Dinterrupt.c88 unsigned long cr0 = 0L, cr2 = 0L, cr3 = 0L, cr4 = 0L; in dump_regs() local
131 cr0 = read_cr0(); in dump_regs()
137 cr0, cr2, cr3, cr4); in dump_regs()
/arch/x86/cpu/
A Dstart16.S27 movl %cr0, %eax
29 movl %eax, %cr0
37 movl %cr0, %eax
39 movl %eax, %cr0
A Dcall32.S41 movl %cr0, %eax
43 movl %eax, %cr0
A Dsipi_vector.S51 movl %cr0, %eax
55 movl %eax, %cr0
185 mov %cr0, %eax
187 mov %eax, %cr0
A Dwakeup.S49 movl %cr0, %eax
51 movl %eax, %cr0
A Dstart.S49 movl %cr0, %eax
51 movl %eax, %cr0
/arch/x86/cpu/intel_common/
A Dcar.S101 movl %cr0, %eax
104 movl %eax, %cr0
128 movl %cr0, %eax
130 movl %eax, %cr0
160 movl %cr0, %eax
162 movl %eax, %cr0
178 movl %cr0, %eax
180 movl %eax, %cr0
A Dcar2.S158 mov %cr0, %eax
161 mov %eax, %cr0
/arch/x86/lib/
A Dbios_asm.S65 movl %cr0, %eax
67 movl %eax, %cr0
113 movl %cr0, %eax
115 movl %eax, %cr0
/arch/arm/mach-sunxi/
A Drmr_switch.S54 mrc p15, 0, lr, cr1, cr0, 0 // SCTLR
56 mrc p15, 0, lr, cr12, cr0, 0 // VBAR
82 mrc 15, 0, r0, cr12, cr0, 2 @ read RMR register
84 mcr 15, 0, r0, cr12, cr0, 2 @ write RMR register
/arch/m68k/include/asm/coldfire/
A Dpwm.h15 u8 cr0; member

Completed in 16 milliseconds