Home
last modified time | relevance | path

Searched refs:div_leftbus (Results 1 – 2 of 2) sorted by relevance

/arch/arm/mach-exynos/
A Dclock_init_exynos4.c65 writel(CLK_DIV_LEFTBUS_VAL, &clk->div_leftbus); in system_clock_init()
/arch/arm/mach-exynos/include/mach/
A Dclock.h18 unsigned int div_leftbus; member
246 unsigned int div_leftbus; member

Completed in 14 milliseconds