Home
last modified time | relevance | path

Searched refs:dpll_params (Results 1 – 8 of 8) sorted by relevance

/arch/arm/include/asm/arch-am33xx/
A Dclock.h89 struct dpll_params { struct
116 extern const struct dpll_params dpll_mpu_opp[NUM_CRYSTAL_FREQ][NUM_OPPS]; argument
117 extern const struct dpll_params dpll_core_1000MHz[NUM_CRYSTAL_FREQ];
118 extern const struct dpll_params dpll_per_192MHz[NUM_CRYSTAL_FREQ];
119 extern const struct dpll_params dpll_ddr2_266MHz[NUM_CRYSTAL_FREQ];
120 extern const struct dpll_params dpll_ddr3_303MHz[NUM_CRYSTAL_FREQ];
121 extern const struct dpll_params dpll_ddr3_400MHz[NUM_CRYSTAL_FREQ];
125 const struct dpll_params *get_dpll_mpu_params(void);
126 const struct dpll_params *get_dpll_core_params(void);
127 const struct dpll_params *get_dpll_per_params(void);
[all …]
A Dclocks_am33xx.h32 extern const struct dpll_params dpll_core_opp100;
33 extern struct dpll_params dpll_mpu_opp100;
/arch/arm/mach-omap2/am33xx/
A Dclock_am33xx.c60 struct dpll_params dpll_mpu_opp100 = {
62 const struct dpll_params dpll_core_opp100 = {
65 const struct dpll_params dpll_mpu_opp[NUM_CRYSTAL_FREQ][NUM_OPPS] = {
100 const struct dpll_params dpll_core_1000MHz[NUM_CRYSTAL_FREQ] = {
107 const struct dpll_params dpll_per_192MHz[NUM_CRYSTAL_FREQ] = {
114 const struct dpll_params dpll_ddr3_303MHz[NUM_CRYSTAL_FREQ] = {
121 const struct dpll_params dpll_ddr3_400MHz[NUM_CRYSTAL_FREQ] = {
128 const struct dpll_params dpll_ddr2_266MHz[NUM_CRYSTAL_FREQ] = {
135 __weak const struct dpll_params *get_dpll_mpu_params(void) in get_dpll_mpu_params()
140 const struct dpll_params *get_dpll_core_params(void) in get_dpll_core_params()
[all …]
A Dclock.c20 const struct dpll_params *params) in setup_post_dividers()
75 const struct dpll_params *params) in do_setup_dpll()
104 const struct dpll_params *params; in setup_dplls()
252 const struct dpll_params *params; in rtc_only_prcm_init()
A Dchilisom.c159 const struct dpll_params dpll_ddr_chilisom = {
162 const struct dpll_params *get_dpll_ddr_params(void) in get_dpll_ddr_params()
/arch/arm/mach-omap2/omap5/
A Dhw_data.c30 static const struct dpll_params mpu_dpll_params_800mhz[NUM_SYS_CLKS] = {
41 static const struct dpll_params mpu_dpll_params_1ghz[NUM_SYS_CLKS] = {
51 static const struct dpll_params
62 static const struct dpll_params
73 static const struct dpll_params
84 static const struct dpll_params per_dpll_params_768mhz[NUM_SYS_CLKS] = {
124 static const struct dpll_params iva_dpll_params_2330mhz[NUM_SYS_CLKS] = {
146 static const struct dpll_params
160 static const struct dpll_params abe_dpll_params_32k_196608khz = {
166 static const struct dpll_params
[all …]
/arch/arm/include/asm/
A Domap_common.h494 struct dpll_params { struct
529 const struct dpll_params *mpu; argument
530 const struct dpll_params *core;
531 const struct dpll_params *per;
532 const struct dpll_params *abe;
533 const struct dpll_params *iva;
534 const struct dpll_params *usb;
535 const struct dpll_params *ddr;
536 const struct dpll_params *gmac;
622 const struct dpll_params *get_mpu_dpll_params(struct dplls const *);
[all …]
/arch/arm/mach-omap2/
A Dclocks-common.c75 void setup_post_dividers(u32 const base, const struct dpll_params *params) in setup_post_dividers()
150 const struct dpll_params *get_mpu_dpll_params(struct dplls const *dpll_data) in get_mpu_dpll_params()
162 const struct dpll_params *get_per_dpll_params(struct dplls const *dpll_data) in get_per_dpll_params()
190 static const struct dpll_params *get_ddr_dpll_params in get_ddr_dpll_params()
201 static const struct dpll_params *get_gmac_dpll_params in get_gmac_dpll_params()
212 static void do_setup_dpll(u32 const base, const struct dpll_params *params, in do_setup_dpll()
272 const struct dpll_params *core_dpll_params; in omap_ddr_clk()
316 const struct dpll_params *params; in configure_mpu_dpll()
349 const struct dpll_params *params; in setup_usb_dpll()
378 const struct dpll_params *params; in setup_dplls()
[all …]

Completed in 17 milliseconds