Home
last modified time | relevance | path

Searched refs:gpio0 (Results 1 – 25 of 287) sorted by relevance

12345678910>>...12

/arch/mips/dts/
A Dhuawei,hg556a.dts27 gpios = <&gpio0 0 GPIO_ACTIVE_LOW>;
32 gpios = <&gpio0 1 GPIO_ACTIVE_LOW>;
37 gpios = <&gpio0 2 GPIO_ACTIVE_LOW>;
42 gpios = <&gpio0 3 GPIO_ACTIVE_LOW>;
47 gpios = <&gpio0 6 GPIO_ACTIVE_LOW>;
52 gpios = <&gpio0 12 GPIO_ACTIVE_LOW>;
57 gpios = <&gpio0 13 GPIO_ACTIVE_LOW>;
62 gpios = <&gpio0 15 GPIO_ACTIVE_LOW>;
67 gpios = <&gpio0 22 GPIO_ACTIVE_LOW>;
72 gpios = <&gpio0 23 GPIO_ACTIVE_LOW>;
[all …]
A Dgardena-smart-gateway-mt7688.dts30 gpios = <&gpio0 18 GPIO_ACTIVE_HIGH>;
36 gpios = <&gpio0 19 GPIO_ACTIVE_HIGH>;
42 gpios = <&gpio0 22 GPIO_ACTIVE_HIGH>;
48 gpios = <&gpio0 23 GPIO_ACTIVE_HIGH>;
54 gpios = <&gpio0 24 GPIO_ACTIVE_HIGH>;
60 gpios = <&gpio0 25 GPIO_ACTIVE_HIGH>;
66 gpios = <&gpio0 26 GPIO_ACTIVE_HIGH>;
72 gpios = <&gpio0 27 GPIO_ACTIVE_HIGH>;
78 gpios = <&gpio0 28 GPIO_ACTIVE_HIGH>;
A Dcomtrend,wap-5813n.dts27 gpios = <&gpio0 5 GPIO_ACTIVE_HIGH>;
32 gpios = <&gpio0 22 GPIO_ACTIVE_HIGH>;
38 gpios = <&gpio0 23 GPIO_ACTIVE_LOW>;
43 gpios = <&gpio0 24 GPIO_ACTIVE_HIGH>;
48 gpios = <&gpio0 31 GPIO_ACTIVE_HIGH>;
71 &gpio0 {
A Dsfr,nb4-ser.dts27 gpios = <&gpio0 2 GPIO_ACTIVE_LOW>;
32 gpios = <&gpio0 4 GPIO_ACTIVE_LOW>;
37 gpios = <&gpio0 15 GPIO_ACTIVE_LOW>;
42 gpios = <&gpio0 29 GPIO_ACTIVE_LOW>;
47 gpios = <&gpio0 30 GPIO_ACTIVE_LOW>;
80 &gpio0 {
A Dnetgear,cg3100d.dts27 gpios = <&gpio0 4 GPIO_ACTIVE_HIGH>;
32 gpios = <&gpio0 10 GPIO_ACTIVE_HIGH>;
37 gpios = <&gpio0 19 GPIO_ACTIVE_LOW>;
88 &gpio0 {
A Dcomtrend,ct-5361.dts27 gpios = <&gpio0 0 1>;
32 gpios = <&gpio0 2 1>;
49 &gpio0 {
A Dnetgear,dgnd3700v2.dts27 gpios = <&gpio0 1 GPIO_ACTIVE_LOW>;
32 gpios = <&gpio0 28 GPIO_ACTIVE_LOW>;
60 &gpio0 {
/arch/powerpc/dts/gdsys/
A Dgazerbeam-base.dtsi143 gpios = < /*SPI-CSS-FPGA-U-FLASH#*/ &gpio0 8 0
144 /*SPI-CSS-FPGA-O-FLASH#*/ &gpio0 6 0
145 /*SPI-CSS-STDP1_U-FLASH#*/ &gpio0 12 0
146 /*SPI-CSS-STDP2_U-FLASH#*/ &gpio0 11 0
147 /*SPI-CSS-STDP1_O-FLASH#*/ &gpio0 15 0
148 /*SPI-CSS-STDP2_O-FLASH#*/ &gpio0 3 0>;
/arch/arm/dts/
A Darmada-385-atl-x530.dts18 enable-gpio = <&gpio0 19 GPIO_ACTIVE_HIGH>;
23 present-gpio = <&gpio0 24 GPIO_ACTIVE_HIGH>;
29 reset-gpio = <&gpio0 12 GPIO_ACTIVE_HIGH>,
A Darmada-385-atl-x530DP.dts19 enable-gpio = <&gpio0 19 GPIO_ACTIVE_HIGH>;
24 present-gpio = <&gpio0 24 GPIO_ACTIVE_HIGH>;
30 reset-gpio = <&gpio0 12 GPIO_ACTIVE_HIGH>,
A Dimx8-capricorn-cxg3.dts48 gpios = <&gpio0 26 GPIO_ACTIVE_HIGH>;
54 gpios = <&gpio0 29 GPIO_ACTIVE_HIGH>;
66 gpios = <&gpio0 4 GPIO_ACTIVE_HIGH>;
72 gpios = <&gpio0 1 GPIO_ACTIVE_HIGH>;
A Dzynq-zc702.dts40 gpios = <&gpio0 12 0>;
47 gpios = <&gpio0 14 0>;
59 gpios = <&gpio0 10 0>;
86 phy-reset-gpio = <&gpio0 11 0>;
94 &gpio0 {
105 scl-gpios = <&gpio0 50 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
106 sda-gpios = <&gpio0 51 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
256 pinctrl_gpio0_default: gpio0-default {
258 function = "gpio0";
300 function = "gpio0";
A Darmada-385-atl-x530.dtsi35 eco-button-gpio = <&gpio0 14 GPIO_ACTIVE_LOW>;
43 phy-reset-gpio = <&gpio0 12 GPIO_ACTIVE_HIGH>,
49 interrupt-parent = <&gpio0>;
73 poe-reset-gpio = <&gpio0 15 GPIO_ACTIVE_HIGH>;
74 interrupt-parent = <&gpio0>;
115 &gpio0 {
200 interrupt-parent = <&gpio0>;
A Dk3-am62p-verdin.dtsi272 pinctrl_sd_vsel: main-gpio0-21-default-pins {
297 pinctrl_usb0_id: main-gpio0-31-default-pins {
304 pinctrl_usb1_oc: main-gpio0-32-default-pins {
380 pinctrl_gpio_5: main-gpio0-49-default-pins {
387 pinctrl_gpio_6: main-gpio0-50-default-pins {
394 pinctrl_gpio_7: main-gpio0-51-default-pins {
401 pinctrl_gpio_8: main-gpio0-52-default-pins {
690 pinctrl_gpio_1: mcu-gpio0-1-default-pins {
697 pinctrl_gpio_2: mcu-gpio0-2-default-pins {
704 pinctrl_gpio_3: mcu-gpio0-3-default-pins {
[all …]
A Dam335x-boneblue.dts56 gpios = <&gpio0 19 GPIO_ACTIVE_HIGH>;
75 gpios = <&gpio0 27 GPIO_ACTIVE_HIGH>;
81 gpios = <&gpio0 11 GPIO_ACTIVE_HIGH>;
93 gpios = <&gpio0 26 GPIO_ACTIVE_HIGH>;
128 …AM33XX_PADCONF(AM335X_PIN_GPMC_AD11, PIN_OUTPUT, MUX_MODE7) /* (U12) gpmc_ad11.gpio0[27] - P8.17, …
184 AM33XX_PADCONF(AM335X_PIN_SPI0_CS1, PIN_INPUT, MUX_MODE7) /* (C15) spi0_cs1.gpio0[6] */
216 …AM33XX_PADCONF(AM335X_PIN_MII1_TXD0, PIN_OUTPUT_PULLUP, MUX_MODE7) /* (K17) gmii1_txd0.gpio0[28] -…
375 cd-gpios = <&gpio0 6 GPIO_ACTIVE_LOW>;
404 interrupt-parent = <&gpio0>;
423 enable-gpios = <&gpio0 28 GPIO_ACTIVE_HIGH>;
[all …]
A Darmada-388-helios4-u-boot.dtsi4 phy-reset-gpios = <&gpio0 19 GPIO_ACTIVE_LOW>;
18 &gpio0 {
A Drk3568-radxa-e25-u-boot.dtsi13 gpios = <&gpio0 RK_PC0 GPIO_ACTIVE_HIGH>;
18 gpios = <&gpio0 RK_PC1 GPIO_ACTIVE_HIGH>;
A Dzynq-zturn-common.dtsi38 gpios = <&gpio0 0x0 0x1>;
44 gpios = <&gpio0 0x9 0x1>;
54 gpios = <&gpio0 0x32 0x1>;
A Darmada-385-thecus-n2350.dts93 gpios = <&gpio0 20 GPIO_ACTIVE_HIGH>;
103 gpios = <&gpio0 19 GPIO_ACTIVE_HIGH>;
113 gpios = <&gpio0 14 GPIO_ACTIVE_HIGH>;
119 gpios = <&gpio0 15 GPIO_ACTIVE_HIGH>;
129 gpios = <&gpio0 18 GPIO_ACTIVE_HIGH>;
134 gpios = <&gpio0 16 GPIO_ACTIVE_HIGH>;
139 gpios = <&gpio0 17 GPIO_ACTIVE_HIGH>;
161 gpio = <&gpio0 21 GPIO_ACTIVE_HIGH>;
172 gpio = <&gpio0 24 GPIO_ACTIVE_HIGH>;
A Dac5-98dx35xx-atl-x240.dts16 gpio0 = &gpio0;
105 interrupt-parent = <&gpio0>;
126 &gpio0 {
A Dam335x-icev2.dts42 gpio = <&gpio0 18 GPIO_ACTIVE_HIGH>;
107 gpios = <&gpio0 17 GPIO_ACTIVE_HIGH>;
114 gpios = <&gpio0 16 GPIO_ACTIVE_HIGH>;
133 gpios = <&gpio0 20 GPIO_ACTIVE_HIGH>;
139 gpios = <&gpio0 19 GPIO_ACTIVE_HIGH>;
148 AM33XX_PADCONF(AM335X_PIN_MII1_TXD3, PIN_OUTPUT, MUX_MODE7) /* (J18) gmii1_txd3.gpio0[16] */
149 AM33XX_PADCONF(AM335X_PIN_MII1_TXD2, PIN_OUTPUT, MUX_MODE7) /* (K15) gmii1_txd2.gpio0[17] */
150 …_PADCONF(AM335X_PIN_XDMA_EVENT_INTR0, PIN_OUTPUT, MUX_MODE7) /* (A15) xdma_event_intr0.gpio0[19] */
151 …_PADCONF(AM335X_PIN_XDMA_EVENT_INTR1, PIN_OUTPUT, MUX_MODE7) /* (D14) xdma_event_intr1.gpio0[20] */
410 &gpio0 {
A Dam335x-draco.dts24 mdio-gpio0 = &mdio0;
31 gpios = <&gpio0 27 GPIO_ACTIVE_LOW>;
128 gpios = <&gpio0 1 GPIO_ACTIVE_HIGH /* MDIO-CLK */
129 &gpio0 0 GPIO_ACTIVE_HIGH>; /* MDIO-DATA */
/arch/riscv/dts/
A Dk210-maix-bit.dts44 gpios = <&gpio0 0 GPIO_ACTIVE_LOW>;
75 &gpio0 {
169 cs-gpios = <&gpio0 20 0>;
174 reset-gpios = <&gpio0 21 GPIO_ACTIVE_LOW>;
175 dc-gpios = <&gpio0 22 0>;
185 cs-gpios = <&gpio0 13 0>;
A Dth1520-lichee-pi-4a.dts14 gpio0 = &gpio0;
A Dsg2002-licheerv-nano-b.dts15 gpio0 = &gpio0;

Completed in 27 milliseconds

12345678910>>...12