Home
last modified time | relevance | path

Searched refs:gpu (Results 1 – 25 of 84) sorted by relevance

1234

/arch/arm/dts/
A Dsun50i-h6-gpu-opp.dtsi5 gpu_opp_table: opp-table-gpu {
85 &gpu {
A Dsun50i-h6-tanix.dtsi54 reg_vdd_cpu_gpu: regulator-vdd-cpu-gpu {
56 regulator-name = "vdd-cpu-gpu";
107 &gpu {
A Dpxa1908-samsung-coreprimevelte.dts49 gpu@9000000 {
A Dsun50i-h6-beelink-gs1.dts8 #include "sun50i-h6-gpu-opp.dtsi"
107 &gpu {
269 regulator-name = "vdd-gpu";
A Dsun50i-h6.dtsi179 gpu: gpu@1800000 { label
186 interrupt-names = "job", "mmu", "gpu";
1073 gpu-thermal {
1079 gpu_alert0: gpu-alert-0 {
1085 gpu_alert1: gpu-alert-1 {
1091 gpu_alert2: gpu-alert-2 {
1097 gpu-crit {
1108 cooling-device = <&gpu 1 THERMAL_NO_LIMIT>;
1114 cooling-device = <&gpu 2 THERMAL_NO_LIMIT>;
1120 cooling-device = <&gpu 3 THERMAL_NO_LIMIT>;
A Dsun50i-h6-orangepi.dtsi79 &gpu {
219 regulator-name = "vdd-gpu";
A Dtegra20-samsung-n1-common.dtsi115 gpu {
116 nvidia,pins = "gpu", "uaa", "uab";
246 "gmb", "gpu", "irrx", "irtx",
A Dzynqmp-topic-miamimp-xilinx-xdp-v1r1.dts53 &gpu {
A Dsun50i-h5.dtsi137 mali: gpu@1e80000 {
220 gpu-thermal {
A Dsun50i-h6-pine-h64.dts111 &gpu {
257 regulator-name = "vdd-gpu";
A Dtegra20-asus-transformer.dtsi134 gpu {
135 nvidia,pins = "gpu";
246 "gme", "gpu", "gpu7", "gpv", "i2cp",
A Dsun8i-a33.dtsi167 mali_opp_table: opp-table-gpu {
333 gpu_alert0: gpu-alert0 {
347 gpu_alert1: gpu-alert1 {
A Dtegra20-acer-a500-picasso.dts117 gpu {
118 nvidia,pins = "gpu";
209 "gme", "gpu", "gpu7", "gpv", "i2cp",
A Dstm32mp157c-odyssey-som.dtsi67 gpu_reserved: gpu@d4000000 {
90 &gpu {
A Dsun50i-h6-orangepi-3.dts116 &gpu {
274 regulator-name = "vdd-gpu";
A Dzynqmp-zc1751-xm018-dc4.dts159 &gpu {
A Dstm32mp157c-odyssey.dts91 &gpu {
A Dtegra20-paz00.dts108 gpu {
109 nvidia,pins = "gpu", "sdb", "sdd";
204 "gpu", "gpu7", "gpv", "i2cp", "pta",
A Dbcm2835-common.dtsi143 vc4: gpu {
A Dsun8i-h3.dtsi115 gpu_opp_table: opp-table-gpu {
208 mali: gpu@1c40000 {
A Dtegra20-ventana.dts138 gpu {
139 nvidia,pins = "gpu";
230 "gme", "gpu", "gpu7", "i2cp", "irrx",
A Dtegra20-motorola-mot.dtsi112 "gmb", "gmd", "gpu";
250 "gmc", "gpu", "kbca", "kbcb",
A Dtegra20-tamonten.dtsi40 nvidia,pins = "atd", "ate", "gmb", "gmd", "gpu",
194 "dtc", "dte", "dtf", "gpu", "sdio1",
/arch/arm/mach-tegra/
A DMakefile26 obj-$(CONFIG_TEGRA_GPU) += gpu.o
/arch/arm/mach-omap2/
A Dclocks-common.c624 debug("gpu: %d\n", vcores->gpu.value[opp]); in scale_vcores()
625 do_scale_vcore(vcores->gpu.addr, vcores->gpu.value[opp], in scale_vcores()
626 vcores->gpu.pmic); in scale_vcores()
628 abb_setup(vcores->gpu.efuse.reg[opp], in scale_vcores()
633 vcores->gpu.abb_tx_done_mask, in scale_vcores()

Completed in 31 milliseconds

1234