Home
last modified time | relevance | path

Searched refs:mstr (Results 1 – 15 of 15) sorted by relevance

/arch/arm/mach-imx/mx7/
A Dddr.c59 writel(ddrc_regs_val->mstr, &ddrc_regs->mstr); in mx7_dram_cfg()
143 reg_val = readl(&ddrc_regs->mstr); in imx_ddr_size()
/arch/arm/mach-sunxi/
A Ddram_sun8i_a23.c212 writel(0x01040001, &mctl_ctl->mstr); in mctl_init()
214 writel(0x01040401, &mctl_ctl->mstr); in mctl_init()
250 setbits_le32(&mctl_ctl->mstr, 0x1000); in mctl_init()
A Ddram_sun50i_h6.c328 writel(reg_val | BIT(31), &mctl_ctl->mstr); in mctl_com_init()
A Ddram_sun9i.c596 &mctl_ctl->mstr); in mctl_channel_init()
A Ddram_sun50i_a133.c391 writel_relaxed(mstr_value, &mctl_ctl->mstr); in mctl_com_init()
A Ddram_sun50i_h616.c1241 writel(BIT(31) | BIT(30) | reg_val, &mctl_ctl->mstr); in mctl_ctrl_init()
A Ddram_sun55i_a523.c1331 writel(BIT(31) | BIT(30) | reg_val, &mctl_ctl->mstr); in mctl_ctrl_init()
/arch/arm/include/asm/arch-mx7/
A Dmx7-ddr.h19 u32 mstr; /* 0x0000 */ member
/arch/arm/include/asm/arch-sunxi/
A Ddram_sun55i_a523.h28 u32 mstr; /* 0x000 */ member
A Ddram_sun50i_h616.h61 u32 mstr; /* 0x000 */ member
A Ddram_sun50i_a133.h37 u32 mstr; /* 0x000 */ member
A Ddram_sun9i.h44 u32 mstr; /* 0x00 master register */ member
A Ddram_sun50i_h6.h76 u32 mstr; /* 0x000 */ member
A Ddram_sun8i_a23.h92 u32 mstr; /* 0x00 */ member
/arch/arm/include/asm/arch-imx8m/
A Dddr.h69 u32 mstr; member

Completed in 41 milliseconds