Home
last modified time | relevance | path

Searched refs:mult (Results 1 – 24 of 24) sorted by relevance

/arch/arm/dts/
A Domap36xx-omap3430es2plus-clocks.dtsi35 clock-mult = <1>;
51 clock-mult = <1>;
75 clock-mult = <1>;
83 clock-mult = <1>;
91 clock-mult = <1>;
99 clock-mult = <1>;
107 clock-mult = <1>;
115 clock-mult = <1>;
123 clock-mult = <1>;
131 clock-mult = <1>;
[all …]
A Dam43xx-clocks.dtsi36 clock-mult = <1>;
44 clock-mult = <1>;
52 clock-mult = <1>;
60 clock-mult = <1>;
68 clock-mult = <1>;
76 clock-mult = <1>;
84 clock-mult = <1>;
92 clock-mult = <1>;
100 clock-mult = <1>;
318 clock-mult = <1>;
[all …]
A Dam33xx-clocks.dtsi20 clock-mult = <1>;
28 clock-mult = <1>;
36 clock-mult = <1>;
44 clock-mult = <1>;
52 clock-mult = <1>;
60 clock-mult = <1>;
68 clock-mult = <1>;
76 clock-mult = <1>;
84 clock-mult = <1>;
92 clock-mult = <1>;
[all …]
A Domap36xx-clocks.dtsi71 clock-mult = <1>;
75 clock-mult = <1>;
79 ti,clock-mult = <1>;
83 ti,clock-mult = <1>;
87 clock-mult = <1>;
A Domap36xx-am35xx-omap3430es2plus-clocks.dtsi12 clock-mult = <1>;
20 clock-mult = <1>;
55 clock-mult = <1>;
63 clock-mult = <1>;
71 clock-mult = <1>;
79 clock-mult = <1>;
87 clock-mult = <1>;
A Domap3xxx-clocks.dtsi43 clock-mult = <2>;
51 clock-mult = <2>;
59 clock-mult = <2>;
67 clock-mult = <1>;
75 clock-mult = <1>;
213 clock-mult = <2>;
230 clock-mult = <1>;
255 clock-mult = <2>;
272 clock-mult = <1>;
302 clock-mult = <1>;
[all …]
A Ddra7xx-clocks.dtsi108 clock-mult = <1>;
287 clock-mult = <1>;
313 clock-mult = <1>;
321 clock-mult = <1>;
359 clock-mult = <1>;
397 clock-mult = <1>;
446 clock-mult = <1>;
506 clock-mult = <1>;
514 clock-mult = <1>;
522 clock-mult = <1>;
[all …]
A Domap34xx-omap36xx-clocks.dtsi12 clock-mult = <1>;
77 clock-mult = <1>;
125 clock-mult = <1>;
149 clock-mult = <1>;
A Dhpe-gxp.dtsi36 clock-mult = <1>;
A Dbcm5301x.dtsi131 clock-mult = <1>;
139 clock-mult = <1>;
147 clock-mult = <1>;
A Dr7s72100.dtsi35 clock-mult = <1>;
65 clock-mult = <1>;
73 clock-mult = <1>;
A Dsun8i-a23-a33.dtsi737 clock-mult = <1>;
746 clock-mult = <1>;
A Dimx6q-bosch-acc.dts62 clock-mult = <1>;
A Dsun9i-a80.dtsi186 clock-mult = <1>;
235 clock-mult = <1>;
A Dt8103.dtsi642 clock-mult = <75>;
A Dsun8i-a83t.dtsi191 clock-mult = <1>;
A Dsun6i-a31.dtsi1331 clock-mult = <1>;
/arch/arm/mach-keystone/
A Dclock.c69 pllctl_reg_write(data->pll, mult, pllm & PLLM_MULT_LO_MASK); in configure_mult_div()
281 unsigned long mult = 1, prediv = 1, output_div = 2; in pll_freq_get() local
291 mult = ((tmp & CFG_PLLCTL0_PLLM_HI_MASK) >> in pll_freq_get()
293 (pllctl_reg_read(pll, mult) & in pll_freq_get()
299 ret = ret / prediv / output_div * mult; in pll_freq_get()
332 mult = ((tmp & CFG_PLLCTL0_PLLM_MASK) >> in pll_freq_get()
336 ret = ((ret / prediv) * mult) / output_div; in pll_freq_get()
/arch/arm/mach-imx/imx8ulp/
A Dcgc.c398 u32 reg, infreq, mult; in decode_pll() local
414 mult = (reg >> 16) & 0x7F; in decode_pll()
418 return (u64)infreq * mult + (u64)infreq * num / denom; in decode_pll()
425 mult = (reg >> 16) & 0x7F; in decode_pll()
429 return (u64)infreq * mult + (u64)infreq * num / denom; in decode_pll()
436 mult = (reg >> 16) & 0x7F; in decode_pll()
440 return (u64)infreq * mult + (u64)infreq * num / denom; in decode_pll()
/arch/arm/mach-imx/mx7ulp/
A Dscg.c480 u32 reg, pre_div, infreq, mult; in decode_pll() local
500 mult = (reg & SCG1_SPLL_CFG_MULT_MASK) >> in decode_pll()
516 return infreq * mult + infreq * num / denom; in decode_pll()
518 return infreq * mult; in decode_pll()
532 mult = (reg & SCG_APLL_CFG_MULT_MASK) >> in decode_pll()
548 return infreq * mult + infreq * num / denom; in decode_pll()
550 return infreq * mult; in decode_pll()
/arch/arm/mach-keystone/include/mach/
A Dclock_defs.h22 u32 mult; /* 10 */ member
/arch/arm/mach-imx/mx5/
A Dclock.c219 u32 mult; in get_fpm() local
223 mult = 1024; in get_fpm()
225 mult = 512; in get_fpm()
227 return MXC_CLK32 * mult; in get_fpm()
/arch/mips/mach-octeon/
A Dcvmx-qlm.c1260 u64 meas_refclock, mult; in __cvmx_qlm_set_mult() local
1283 mult = (uint64_t)baud_mhz * 1000000 + (meas_refclock / 2); in __cvmx_qlm_set_mult()
1284 mult /= meas_refclock; in __cvmx_qlm_set_mult()
1300 } while (old_multiplier > (int)mult); in __cvmx_qlm_set_mult()
/arch/sandbox/dts/
A Dtest.dts631 clock-mult = <2>;

Completed in 52 milliseconds