Home
last modified time | relevance | path

Searched refs:out_8 (Results 1 – 25 of 29) sorted by relevance

12

/arch/m68k/cpu/mcf5445x/
A Dcpu_init.c84 out_8(&pm->pmcr0, 23); in cfspi_port_conf()
113 out_8(&gpio->par_be, in cpu_init_f()
118 out_8(&pm->pmcr0, 17); in cpu_init_f()
121 out_8(&pm->pmcr0, 18); in cpu_init_f()
122 out_8(&pm->pmcr0, 19); in cpu_init_f()
123 out_8(&pm->pmcr0, 20); in cpu_init_f()
126 out_8(&pm->pmcr0, 22); in cpu_init_f()
127 out_8(&pm->pmcr1, 4); in cpu_init_f()
128 out_8(&pm->pmcr1, 7); in cpu_init_f()
131 out_8(&pm->pmcr0, 28); in cpu_init_f()
[all …]
A Dinterrupts.c33 out_8(&intp->icr0[CFG_SYS_TMRINTR_NO], CFG_SYS_TMRINTR_PRI); in dtimer_intr_setup()
A Dcpu.c29 out_8(&rcm->rcr, RCM_RCR_FRCRSTOUT); in do_reset()
/arch/m68k/cpu/mcf530x/
A Dcpu_init.c109 out_8(&sim->sypcr, 0x00); in cpu_init_f()
110 out_8(&sim->swivr, 0x0f); in cpu_init_f()
111 out_8(&sim->swsr, 0x00); in cpu_init_f()
112 out_8(&sim->mpark, 0x00); in cpu_init_f()
119 out_8(&icr->icr0, 0x00); /* sw watchdog */ in cpu_init_f()
120 out_8(&icr->icr1, 0x00); /* timer 1 */ in cpu_init_f()
121 out_8(&icr->icr2, 0x88); /* timer 2 */ in cpu_init_f()
122 out_8(&icr->icr3, 0x00); /* i2c */ in cpu_init_f()
123 out_8(&icr->icr4, 0x00); /* uart 0 */ in cpu_init_f()
124 out_8(&icr->icr5, 0x00); /* uart 1 */ in cpu_init_f()
[all …]
A Dinterrupts.c26 out_8(&icr->icr2, CFG_SYS_TMRINTR_PRI); in dtimer_intr_setup()
A Dcpu.c19 out_8(&sim->sypcr, SYPCR_SWE | SYPCR_SWRI); in do_reset()
/arch/powerpc/cpu/mpc83xx/
A Dpcie.c173 out_8(hose_cfg_base + PCI_PRIMARY_BUS, 0); in mpc83xx_pcie_init_bus()
174 out_8(hose_cfg_base + PCI_SECONDARY_BUS, 1); in mpc83xx_pcie_init_bus()
175 out_8(hose_cfg_base + PCI_SUBORDINATE_BUS, 255); in mpc83xx_pcie_init_bus()
189 out_8(hose_cfg_base + PCI_LATENCY_TIMER, 0x80); in mpc83xx_pcie_init_bus()
190 out_8(hose_cfg_base + PCI_CACHE_LINE_SIZE, 0x08); in mpc83xx_pcie_init_bus()
/arch/arm/cpu/armv7/ls102xa/
A Dls102xa_psci.c186 out_8(qixis_base + QIXIS_CTL_SYS, tmp); in ls1_deep_sleep()
191 out_8(qixis_base + QIXIS_PWR_CTL2, tmp); in ls1_deep_sleep()
196 out_8(qixis_base + QIXIS_RST_FORCE_3, tmp); in ls1_deep_sleep()
227 out_8(qixis_base + QIXIS_CTL_SYS, tmp); in ls1_sleep()
/arch/m68k/cpu/mcf52x2/
A Dinterrupts.c29 out_8(&intp->int_pivr, 0x40); in interrupt_init()
70 out_8(&intp->icr0[CFG_SYS_TMRINTR_NO], CFG_SYS_TMRINTR_PRI); in dtimer_intr_setup()
A Dspeed.c25 out_8(&pll->odr, CFG_SYS_PLL_ODR); in get_clocks()
26 out_8(&pll->fdr, CFG_SYS_PLL_FDR); in get_clocks()
A Dcpu.c36 out_8(&rcm->rcr, RCM_RCR_SOFTRST); in do_reset()
166 out_8(&rcm->rcr, RCM_RCR_SOFTRST); in do_reset()
/arch/m68k/cpu/mcf532x/
A Dinterrupts.c30 out_8(&intp->icr0[CFG_SYS_TMRINTR_NO], CFG_SYS_TMRINTR_PRI); in dtimer_intr_setup()
A Dspeed.c223 out_8(&pll->podr, in clock_pll()
226 out_8(&pll->pfdr, mfd); in clock_pll()
A Dcpu_init.c86 out_8(&gpio->par_feci2c, in cpu_init_f()
236 out_8(&gpio->par_cs, 0); in cpu_init_f()
287 out_8(&gpio->par_feci2c, in cpu_init_f()
/arch/m68k/cpu/mcf523x/
A Dinterrupts.c29 out_8(&intp->icr0[CFG_SYS_TMRINTR_NO], CFG_SYS_TMRINTR_PRI); in dtimer_intr_setup()
A Dcpu.c27 out_8(&ccm->rcr, CCM_RCR_SOFTRST); in do_reset()
A Dcpu_init.c52 out_8(&gpio->par_cs, 0); in cpu_init_f()
/arch/xtensa/include/asm/
A Dio.h100 # define out_8(b, addr) *(u8 *)(addr) = (b) macro
107 # define out_8(b, addr) *(u8 *)(addr) = (b) macro
/arch/powerpc/include/asm/
A Dio.h27 #define writeb(b,addr) out_8((volatile u8 *)(addr), (b))
54 #define outb(val, port) out_8((u8 *)((port)+_IO_BASE), (val))
68 #define outb_p(val, port) out_8((u8 *)((port)+_IO_BASE), (val))
190 static inline void out_8(volatile unsigned char __iomem *addr, u8 val) in out_8() function
/arch/m68k/include/asm/
A Dio.h27 #define writeb(b,addr) out_8((volatile u8 *)(addr), (b))
54 #define outb(val, port) out_8((u8 *)((port)+_IO_BASE), (val))
166 static inline void out_8(volatile u8 * addr, int val) in out_8() function
/arch/microblaze/include/asm/
A Dio.h68 #define out_8(addr, x) outb(x, addr) macro
/arch/sandbox/include/asm/
A Dio.h84 #define out_8(a,v) writeb(v,a) macro
164 #define out_8(a,v) writeb(v,a) macro
/arch/nios2/include/asm/
A Dio.h144 #define out_8(a,v) __raw_writeb(v,a) macro
/arch/arc/include/asm/
A Dio.h210 #define out_8(a, v) __raw_writeb(v, a) macro
/arch/sh/include/asm/
A Dio.h115 #define out_8(port, val) outb(val, port) macro

Completed in 48 milliseconds

12