Home
last modified time | relevance | path

Searched refs:param (Results 1 – 25 of 34) sorted by relevance

12

/arch/mips/mach-mtmips/
A Dddr_init.c107 mc_ddr_init(param->memc, &param->cfgs[DRAM_8MB], param->dq_dly, in ddr1_init()
118 mc_ddr_init(param->memc, &param->cfgs[DRAM_128MB], param->dq_dly, in ddr1_init()
119 param->dqs_dly, param->mc_reset, bw); in ddr1_init()
138 mc_ddr_init(param->memc, &param->cfgs[sz], param->dq_dly, in ddr1_init()
139 param->dqs_dly, param->mc_reset, bw); in ddr1_init()
152 mc_ddr_init(param->memc, &param->cfgs[DRAM_32MB], param->dq_dly, in ddr2_init()
163 mc_ddr_init(param->memc, &param->cfgs[DRAM_256MB], param->dq_dly, in ddr2_init()
164 param->dqs_dly, param->mc_reset, bw); in ddr2_init()
195 mc_ddr_init(param->memc, &param->cfgs[sz], param->dq_dly, in ddr2_init()
231 mc_sdr_init(param->memc, param->mc_reset, param->sdr_cfg0, in sdr_init()
[all …]
/arch/mips/mach-mtmips/mt7620/
A Ddram.c72 struct mc_ddr_init_param param; in mt7620_dram_init() local
87 param.dq_dly = DDR2_DQ_DLY; in mt7620_dram_init()
88 param.dqs_dly = DDR2_DQS_DLY; in mt7620_dram_init()
90 param.memsize = 0; in mt7620_dram_init()
91 param.bus_width = 0; in mt7620_dram_init()
95 param.cfgs = ddr1_cfgs_160mhz; in mt7620_dram_init()
99 ddr1_init(&param); in mt7620_dram_init()
106 ddr2_init(&param); in mt7620_dram_init()
108 param.sdr_cfg0 = SDR_CFG0_VAL; in mt7620_dram_init()
109 param.sdr_cfg1 = SDR_CFG1_VAL; in mt7620_dram_init()
[all …]
/arch/arm/mach-uniphier/dram/
A Dcmd_ddrmphy.c143 dump_loop(param, &__wbdl_dump); in wbdl_dump()
187 dump_loop(param, &__wld_dump); in wld_dump()
226 dump_loop(param, &__mdl_dump); in mdl_dump()
302 if (!param) { in do_ddrm()
313 zq_dump(param); in do_ddrm()
316 wbdl_dump(param); in do_ddrm()
319 rbdl_dump(param); in do_ddrm()
322 wld_dump(param); in do_ddrm()
325 dqsgd_dump(param); in do_ddrm()
328 mdl_dump(param); in do_ddrm()
[all …]
A Dcmd_ddrphy.c121 dump_loop(param, &__wbdl_dump); in wbdl_dump()
138 dump_loop(param, &__rbdl_dump); in rbdl_dump()
161 dump_loop(param, &__wld_dump); in wld_dump()
200 dump_loop(param, &__mdl_dump); in mdl_dump()
272 if (!param) { in do_ddr()
283 wbdl_dump(param); in do_ddr()
286 rbdl_dump(param); in do_ddr()
289 wld_dump(param); in do_ddr()
292 dqsgd_dump(param); in do_ddr()
295 mdl_dump(param); in do_ddr()
[all …]
/arch/mips/mach-mtmips/mt7628/
A Dddr.c134 struct mc_ddr_init_param param; in mt7628_ddr_init() local
151 param.dq_dly = DDR2_DQ_DLY; in mt7628_ddr_init()
152 param.dqs_dly = DDR2_DQS_DLY; in mt7628_ddr_init()
154 param.memsize = 0; in mt7628_ddr_init()
155 param.bus_width = 0; in mt7628_ddr_init()
159 param.cfgs = ddr1_cfgs_160mhz; in mt7628_ddr_init()
161 param.cfgs = ddr1_cfgs_200mhz; in mt7628_ddr_init()
162 ddr1_init(&param); in mt7628_ddr_init()
168 ddr2_init(&param); in mt7628_ddr_init()
171 ddr_calibrate(param.memc, param.memsize, param.bus_width); in mt7628_ddr_init()
[all …]
/arch/sh/lib/
A Dbootm.c50 unsigned char *param in do_bootm_linux() local
53 char *cmdline = (char *)param + COMMAND_LINE; in do_bootm_linux()
55 unsigned long size = images->ep - (unsigned long)param; in do_bootm_linux()
68 memset(param, 0, size); in do_bootm_linux()
88 set_sh_linux_param((unsigned long)param + MOUNT_ROOT_RDONLY, 0x0001); in do_bootm_linux()
89 set_sh_linux_param((unsigned long)param + RAMDISK_FLAGS, ramdisk_flags); in do_bootm_linux()
90 set_sh_linux_param((unsigned long)param + ORIG_ROOT_DEV, 0x0200); in do_bootm_linux()
91 set_sh_linux_param((unsigned long)param + LOADER_TYPE, 0x0001); in do_bootm_linux()
92 set_sh_linux_param((unsigned long)param + INITRD_START, in do_bootm_linux()
94 set_sh_linux_param((unsigned long)param + INITRD_SIZE, in do_bootm_linux()
A Dzimageboot.c24 unsigned char *param = NULL; in do_sh_zimageboot() local
45 param = (unsigned char *)hextoul(s1, NULL); in do_sh_zimageboot()
48 cmdline = (char *)param + COMMAND_LINE; in do_sh_zimageboot()
53 memset(param, 0, 0x1000); in do_sh_zimageboot()
/arch/mips/mach-mtmips/include/mach/
A Dddr.h51 void sdr_init(struct mc_ddr_init_param *param);
52 void ddr1_init(struct mc_ddr_init_param *param);
53 void ddr2_init(struct mc_ddr_init_param *param);
/arch/arm/mach-imx/
A Dcmd_dek.c79 struct tee_param param[4] = {0}; in blob_encap_dek() local
115 param[0].u.memref.shm = shm_input; in blob_encap_dek()
116 param[0].u.memref.size = shm_input->size; in blob_encap_dek()
117 param[0].attr = TEE_PARAM_ATTR_TYPE_MEMREF_INPUT; in blob_encap_dek()
118 param[1].u.memref.shm = shm_output; in blob_encap_dek()
119 param[1].u.memref.size = shm_output->size; in blob_encap_dek()
120 param[1].attr = TEE_PARAM_ATTR_TYPE_MEMREF_OUTPUT; in blob_encap_dek()
121 param[2].attr = TEE_PARAM_ATTR_TYPE_NONE; in blob_encap_dek()
122 param[3].attr = TEE_PARAM_ATTR_TYPE_NONE; in blob_encap_dek()
129 ret = tee_invoke_func(dev, &arg_func, 4, param); in blob_encap_dek()
/arch/arm/mach-stm32mp/
A Dbsec.c564 struct tee_param param[2]; in bsec_optee_pta() local
580 memset(param, 0, sizeof(param)); in bsec_optee_pta()
582 param[0].attr = TEE_PARAM_ATTR_TYPE_VALUE_INPUT; in bsec_optee_pta()
583 param[0].u.value.a = offset; in bsec_optee_pta()
584 param[0].u.value.b = type; in bsec_optee_pta()
587 param[1].attr = TEE_PARAM_ATTR_TYPE_MEMREF_INPUT; in bsec_optee_pta()
589 param[1].attr = TEE_PARAM_ATTR_TYPE_MEMREF_OUTPUT; in bsec_optee_pta()
591 param[1].u.memref.shm = fw_shm; in bsec_optee_pta()
592 param[1].u.memref.size = size; in bsec_optee_pta()
594 rc = tee_invoke_func(priv->tee, &arg, 2, param); in bsec_optee_pta()
/arch/arm/mach-uniphier/
A Dboards.c125 const struct uniphier_board_data *param; member
158 return uniphier_boards[i].param; in uniphier_get_board_param()
/arch/arm/include/asm/ti-common/
A Dti-edma3.h106 void edma3_write_slot(u32 base, int slot, struct edma3_slot_layout *param);
107 void edma3_read_slot(u32 base, int slot, struct edma3_slot_layout *param);
/arch/arm/mach-exynos/
A Ddmc_common.c156 struct spl_machine_param *param = spl_get_machine_params(); in mem_ctrl_init() local
163 if (param->mem_type == DDR_MODE_DDR3) { in mem_ctrl_init()
A Dspl_boot.c223 struct spl_machine_param *param = spl_get_machine_params(); in copy_uboot_to_ram() local
253 exynos_spi_copy(param->uboot_size, CONFIG_TEXT_BASE); in copy_uboot_to_ram()
/arch/arm/dts/
A Dfsl-imx8-ca53.dtsi26 arm,psci-suspend-param = <0x0000000>;
35 arm,psci-suspend-param = <0x1000000>;
A Dsocfpga_agilex5_socdk-u-boot.dtsi118 cdns,phy-param-dll-bypass-mode = <1>;
119 cdns,phy-param-phase-detect-sel = <2>;
120 cdns,phy-param-dll-start-point = <254>;
A Djuno-r2.dts71 arm,psci-suspend-param = <0x0010000>;
80 arm,psci-suspend-param = <0x1010000>;
A Dhi3660.dtsi170 arm,psci-suspend-param = <0x0010000>;
178 arm,psci-suspend-param = <0x1010000>;
188 arm,psci-suspend-param = <0x0010000>;
197 arm,psci-suspend-param = <0x1010000>;
A Dmt8365.dtsi212 arm,psci-suspend-param = <0x00010001>;
221 arm,psci-suspend-param = <0x01010001>;
230 arm,psci-suspend-param = <0x01010004>;
A Dsynquacer-sc2a11.dtsi316 arm,psci-suspend-param = <0x0010000>;
325 arm,psci-suspend-param = <0x1010000>;
A Dnuvoton-npcm750-evb.dts94 label = "env-param";
/arch/arm/include/asm/arch-imx9/
A Dddr.h107 void ddrphy_trained_csr_save(struct dram_cfg_param *param, unsigned int num);
/arch/arm/mach-stm32mp/cmd_stm32prog/
A Dstm32prog.c182 struct tee_param param[2]; in optee_ta_invoke() local
194 memset(param, 0, sizeof(param)); in optee_ta_invoke()
195 param[0].attr = TEE_PARAM_ATTR_TYPE_VALUE_INPUT; in optee_ta_invoke()
196 param[0].u.value.a = type; in optee_ta_invoke()
199 param[1].attr = TEE_PARAM_ATTR_TYPE_MEMREF_INPUT; in optee_ta_invoke()
201 param[1].attr = TEE_PARAM_ATTR_TYPE_MEMREF_OUTPUT; in optee_ta_invoke()
203 param[1].u.memref.shm = buff_shm; in optee_ta_invoke()
204 param[1].u.memref.size = size; in optee_ta_invoke()
206 rc = tee_invoke_func(data->tee, &arg, 2, param); in optee_ta_invoke()
/arch/arm/lib/
A Dvectors.S224 mov r0, sp @ save current stack into r0 (param register)
/arch/arm/include/asm/arch-mx7ulp/
A Dscg.h254 u32 param; /* PARAMETER */ member

Completed in 72 milliseconds

12