Searched refs:phy1_dqs (Results 1 – 3 of 3) sorted by relevance

/arch/arm/mach-exynos/
A D	clock_init.h	90 unsigned phy1_dqs; member
A D	clock_init_exynos5.c	192 .phy1_dqs = 0x08080808, 295 .phy1_dqs = 0x08080808, 398 .phy1_dqs = 0x08080808,
A D	dmc_init_ddr3.c	80 writel(mem->phy1_dqs, &phy1_ctrl->phy_con4); in ddr3_mem_ctrl_init()

Completed in 6 milliseconds

Last Index update Fri Aug 22 02:48:31 CST 2025