Home
last modified time | relevance | path

Searched refs:read_aux_reg (Results 1 – 4 of 4) sorted by relevance

/arch/arc/lib/
A Dcache.c192 mmu4.word = read_aux_reg(ARC_AUX_MMU_BCR); in pae_exists()
205 ibcr.word = read_aux_reg(ARC_BCR_IC_BUILD); in icache_exists()
238 sbcr.word = read_aux_reg(ARC_BCR_SLC); in slc_exists()
262 sbcr.word = read_aux_reg(ARC_BCR_SLC); in slc_disable_supported()
283 ctrl = read_aux_reg(ARC_AUX_SLC_CTRL); in __slc_enable()
292 ctrl = read_aux_reg(ARC_AUX_SLC_CTRL); in __slc_disable()
382 ctrl = read_aux_reg(ARC_AUX_SLC_CTRL); in __slc_entire_op()
397 read_aux_reg(ARC_AUX_SLC_CTRL); in __slc_entire_op()
437 ctrl = read_aux_reg(ARC_AUX_SLC_CTRL); in __slc_rgn_op()
468 read_aux_reg(ARC_AUX_SLC_CTRL); in __slc_rgn_op()
[all …]
A Dcpu.c144 bool mmu = !!read_aux_reg(ARC_AUX_MMU_BCR); in arc_hs_version()
187 int arcver = read_aux_reg(ARC_AUX_IDENTITY) & 0xff; in decode_identity()
202 int subsys_type = read_aux_reg(ARC_AUX_SUBSYS_BUILD) & GENMASK(3, 0); in decode_subsystem()
A Dinterrupts.c25 int status = read_aux_reg(ARC_AUX_STATUS32); in disable_interrupts()
36 unsigned int status = read_aux_reg(ARC_AUX_STATUS32); in enable_interrupts()
/arch/arc/include/asm/
A Darcregs.h114 #define read_aux_reg(reg) __builtin_arc_lr(reg) macro
121 #define CPU_ID_GET() ((read_aux_reg(ARC_AUX_IDENTITY) & 0xFF00) >> 8)

Completed in 8 milliseconds