Searched refs:src_disp1_0 (Results 1 – 3 of 3) sorted by relevance

/arch/arm/mach-exynos/
A D	clock.c	969 sel = readl(&clk->src_disp1_0); in exynos5_get_lcd_clk() 1143 clrsetbits_le32(&clk->src_disp1_0, 0xf, 0x6); in exynos5_set_lcd_clk()
A D	clock_init_exynos5.c	772 writel(CLK_SRC_DISP1_0_VAL, &clk->src_disp1_0); in exynos5250_system_clock_init()
/arch/arm/mach-exynos/include/mach/
A D	clock.h	681 unsigned int src_disp1_0; member

Completed in 18 milliseconds

Last Index update Fri Aug 22 02:48:31 CST 2025