Searched refs:tldr (Results 1 – 5 of 5) sorted by relevance
44 writel(TIMER_LOAD_VAL, &timer_base->tldr); in timer_init()
34 u32 tldr; /* 0x40 rw */ member
435 unsigned int tldr; /* offset 0x40 */ member
276 u32 tldr; /* 0x2c rw */ member
55 writel(0, &gpt1_base->tldr); /* start counting at 0 */ in get_osc_clk_speed()
Completed in 14 milliseconds